{"id":"https://openalex.org/W2014515940","doi":"https://doi.org/10.1109/tvlsi.2011.2160410","title":"Integrated Test-Architecture Optimization and Thermal-Aware Test Scheduling for 3-D SoCs Under Pre-Bond Test-Pin-Count Constraint","display_name":"Integrated Test-Architecture Optimization and Thermal-Aware Test Scheduling for 3-D SoCs Under Pre-Bond Test-Pin-Count Constraint","publication_year":2011,"publication_date":"2011-08-03","ids":{"openalex":"https://openalex.org/W2014515940","doi":"https://doi.org/10.1109/tvlsi.2011.2160410","mag":"2014515940"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2011.2160410","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2160410","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053801300","display_name":"Li Jiang","orcid":"https://orcid.org/0000-0002-7353-8798"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Li Jiang","raw_affiliation_strings":["CUhk REliable Computing Laboratory (CURE), Department of Computer Science and Engineering, Chinese University of Hong Kong, Sha Tin, New Territories, Hong Kong, China"],"affiliations":[{"raw_affiliation_string":"CUhk REliable Computing Laboratory (CURE), Department of Computer Science and Engineering, Chinese University of Hong Kong, Sha Tin, New Territories, Hong Kong, China","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088556682","display_name":"Qiang Xu","orcid":"https://orcid.org/0000-0001-6747-126X"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]},{"id":"https://openalex.org/I4210145761","display_name":"Shenzhen Institutes of Advanced Technology","ror":"https://ror.org/04gh4er46","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210145761"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qiang Xu","raw_affiliation_strings":["CUhk REliable Computing Laboratory (CURE), Department of Computer Science and Engineering, Chinese University of Hong Kong, Sha Tin, New Territories, Hong Kong, China","Shenzhen Institutes of Advanced Technology, Chinese Academy of Sciences, China"],"affiliations":[{"raw_affiliation_string":"CUhk REliable Computing Laboratory (CURE), Department of Computer Science and Engineering, Chinese University of Hong Kong, Sha Tin, New Territories, Hong Kong, China","institution_ids":["https://openalex.org/I177725633"]},{"raw_affiliation_string":"Shenzhen Institutes of Advanced Technology, Chinese Academy of Sciences, China","institution_ids":["https://openalex.org/I4210145761"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033880864","display_name":"Krishnendu Chakrabarty","orcid":"https://orcid.org/0000-0003-4475-6435"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Chakrabarty","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA","institution_ids":["https://openalex.org/I170897317"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103281227","display_name":"Terrence Mak","orcid":"https://orcid.org/0000-0003-1945-8292"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"T. M. Mak","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5053801300"],"corresponding_institution_ids":["https://openalex.org/I177725633"],"apc_list":null,"apc_paid":null,"fwci":1.763,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.85100697,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"20","issue":"9","first_page":"1621","last_page":"1633"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5522336363792419},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5392431616783142},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5088536739349365},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4781830608844757},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.4487440288066864},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.44759446382522583},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.4418790340423584},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4373273253440857},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3148224949836731},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3041377663612366},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.20962435007095337}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5522336363792419},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5392431616783142},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5088536739349365},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4781830608844757},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.4487440288066864},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.44759446382522583},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.4418790340423584},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4373273253440857},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3148224949836731},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3041377663612366},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.20962435007095337},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2011.2160410","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2160410","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5400000214576721}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":46,"referenced_works":["https://openalex.org/W1541633348","https://openalex.org/W1979601109","https://openalex.org/W1987131925","https://openalex.org/W2017255835","https://openalex.org/W2023264348","https://openalex.org/W2046574526","https://openalex.org/W2074730724","https://openalex.org/W2075105459","https://openalex.org/W2082400508","https://openalex.org/W2090396476","https://openalex.org/W2108024940","https://openalex.org/W2112420302","https://openalex.org/W2115276502","https://openalex.org/W2115697688","https://openalex.org/W2116426145","https://openalex.org/W2118445886","https://openalex.org/W2125474840","https://openalex.org/W2125982897","https://openalex.org/W2132155220","https://openalex.org/W2132198387","https://openalex.org/W2143502515","https://openalex.org/W2149327463","https://openalex.org/W2149579333","https://openalex.org/W2151542687","https://openalex.org/W2151760281","https://openalex.org/W2152165066","https://openalex.org/W2161277442","https://openalex.org/W2161708911","https://openalex.org/W2162619013","https://openalex.org/W2164926785","https://openalex.org/W2165642910","https://openalex.org/W2166789195","https://openalex.org/W2533508285","https://openalex.org/W3142734467","https://openalex.org/W4230995773","https://openalex.org/W4231603221","https://openalex.org/W4236635538","https://openalex.org/W4240788222","https://openalex.org/W4285719527","https://openalex.org/W4298093392","https://openalex.org/W6676162161","https://openalex.org/W6677740069","https://openalex.org/W6678995629","https://openalex.org/W6683896646","https://openalex.org/W6683937592","https://openalex.org/W6684539909"],"related_works":["https://openalex.org/W2157212570","https://openalex.org/W2543176856","https://openalex.org/W2104478015","https://openalex.org/W2764440971","https://openalex.org/W4230343699","https://openalex.org/W1897203488","https://openalex.org/W2616892825","https://openalex.org/W2624668974","https://openalex.org/W2146381271","https://openalex.org/W1837475237"],"abstract_inverted_index":{"We":[0],"propose":[1],"a":[2,84],"layout-driven":[3],"test-architecture":[4,52],"design":[5,53],"and":[6,60,70],"optimization":[7,33],"technique":[8],"for":[9,79,100],"core-based":[10],"system-on-chips":[11],"(SoCs)":[12],"that":[13,41],"are":[14],"fabricated":[15],"with":[16],"three-dimensional":[17],"(3-D)":[18],"integration":[19],"technology.":[20],"In":[21,48,82],"contrast":[22],"to":[23,91],"prior":[24],"work,":[25],"we":[26],"consider":[27],"the":[28,50,55,62,76,101,107,110],"pre-bond":[29,68],"test-pin-count":[30],"constraint":[31],"during":[32,95],"since":[34],"these":[35],"pins":[36],"occupy":[37],"large":[38],"silicon":[39],"area":[40],"cannot":[42],"be":[43],"used":[44],"in":[45],"functional":[46],"mode.":[47],"addition,":[49,83],"proposed":[51,90,111],"takes":[54],"SoC":[56,103],"layout":[57],"into":[58],"consideration":[59],"facilitates":[61],"sharing":[63],"of":[64,109],"test":[65,86],"wires":[66],"between":[67],"tests":[69],"post-bond":[71],"test,":[72],"which":[73],"significantly":[74],"reduces":[75],"routing":[77],"cost":[78],"test-access":[80],"mechanisms.":[81],"thermal-aware":[85],"scheduling":[87],"algorithm":[88],"is":[89],"eliminate":[92],"hot":[93],"spots":[94],"manufacturing":[96],"test.":[97],"Experimental":[98],"results":[99],"ITC'02":[102],"benchmarks":[104],"circuits":[105],"demonstrate":[106],"effectiveness":[108],"solution.":[112]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}