{"id":"https://openalex.org/W2056162523","doi":"https://doi.org/10.1109/tvlsi.2011.2158458","title":"ZeROA: Zero Clock Skew Rotary Oscillatory Array","display_name":"ZeROA: Zero Clock Skew Rotary Oscillatory Array","publication_year":2011,"publication_date":"2011-07-06","ids":{"openalex":"https://openalex.org/W2056162523","doi":"https://doi.org/10.1109/tvlsi.2011.2158458","mag":"2056162523"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2011.2158458","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2158458","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072530511","display_name":"Vinayak Honkote","orcid":null},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"V. Honkote","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","Dept. of Electr. & Comput. Eng. Drexel Univ., Philadelphia, PA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng. Drexel Univ., Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081080799","display_name":"Bar\u0131\u015f Ta\u015fk\u0131n","orcid":"https://orcid.org/0000-0002-7631-5696"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B. Taskin","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","Dept. of Electr. & Comput. Eng. Drexel Univ., Philadelphia, PA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng. Drexel Univ., Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5072530511"],"corresponding_institution_ids":["https://openalex.org/I72816309"],"apc_list":null,"apc_paid":null,"fwci":0.5299,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.70155884,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"20","issue":"8","first_page":"1528","last_page":"1532"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.7654891014099121},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.7526998519897461},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.613682746887207},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.5643026828765869},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5529376864433289},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5498001575469971},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.5313435792922974},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.520401120185852},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.4877520203590393},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.4788239300251007},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.46868422627449036},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.4394851624965668},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4333671033382416},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.429985374212265},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.41511788964271545},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3607036769390106},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.34881171584129333},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.33651202917099},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3078170716762543},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3075687885284424},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.18524780869483948},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.10916203260421753},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10386821627616882},{"id":"https://openalex.org/keywords/control","display_name":"Control (management)","score":0.07439735531806946}],"concepts":[{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.7654891014099121},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.7526998519897461},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.613682746887207},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.5643026828765869},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5529376864433289},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5498001575469971},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.5313435792922974},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.520401120185852},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.4877520203590393},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.4788239300251007},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.46868422627449036},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.4394851624965668},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4333671033382416},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.429985374212265},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.41511788964271545},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3607036769390106},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.34881171584129333},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.33651202917099},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3078170716762543},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3075687885284424},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.18524780869483948},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.10916203260421753},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10386821627616882},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.07439735531806946},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2011.2158458","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2158458","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.6800000071525574,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321640","display_name":"Ministry of Knowledge Economy","ror":"https://ror.org/008nkqk13"},{"id":"https://openalex.org/F4320322202","display_name":"IC Design Education Center","ror":"https://ror.org/005v57z85"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1505272351","https://openalex.org/W1984845646","https://openalex.org/W2049078776","https://openalex.org/W2069695849","https://openalex.org/W2122724421","https://openalex.org/W2128060653","https://openalex.org/W2137145694","https://openalex.org/W2138857663","https://openalex.org/W2141603529","https://openalex.org/W2144402314","https://openalex.org/W2155670163","https://openalex.org/W2157488385","https://openalex.org/W2163793609","https://openalex.org/W2166694777","https://openalex.org/W3141822326","https://openalex.org/W4255697594","https://openalex.org/W6630124008","https://openalex.org/W6681419564"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W2144282137","https://openalex.org/W2127892766","https://openalex.org/W2617666058","https://openalex.org/W3006003651","https://openalex.org/W2384600254","https://openalex.org/W2090213929","https://openalex.org/W2165139624"],"abstract_inverted_index":{"Resonant":[0],"rotary":[1,33,55,87],"clocking":[2,5,56],"is":[3,21,62],"a":[4,15,38,92,101],"technology":[6,57],"for":[7],"high":[8],"frequency":[9],"clock":[10,40,50,74,88],"generation":[11],"and":[12,100,113],"distribution":[13],"at":[14],"low":[16],"power":[17],"dissipation":[18],"rate.":[19],"It":[20],"commonly":[22],"conceived":[23],"that":[24,71],"the":[25,29,32,46,54,60,72,84,97],"multiple":[26],"phases":[27],"on":[28,59,111],"rings":[30],"of":[31,48,86],"oscillatory":[34],"array":[35],"(ROA)":[36],"necessitate":[37],"non-zero":[39],"skew":[41,51,75,105],"operation.":[42,89],"In":[43,90],"this":[44],"paper,":[45],"feasibility":[47],"zero":[49,73],"synchronization":[52],"with":[53,80],"implemented":[58],"ROA":[61],"shown.":[63],"Design":[64],"automation":[65],"experiments":[66,110],"are":[67,107],"performed":[68],"to":[69],"demonstrate":[70],"operation":[76],"can":[77],"be":[78],"achieved":[79],"minimal":[81],"change":[82,95],"in":[83,96,109],"performance":[85],"particular,":[91],"marginal":[93],"\u00b11.5%":[94],"tapping":[98],"wirelength":[99],"negligible":[102],"0.38%":[103],"average":[104],"mismatch":[106],"reported":[108],"R1-R5":[112],"ISPD":[114],"2010":[115],"benchmark":[116],"circuits.":[117]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}