{"id":"https://openalex.org/W1983129754","doi":"https://doi.org/10.1109/tvlsi.2011.2157543","title":"Investigating the Impact of Logic and Circuit Implementation on Full Adder Performance","display_name":"Investigating the Impact of Logic and Circuit Implementation on Full Adder Performance","publication_year":2011,"publication_date":"2011-06-28","ids":{"openalex":"https://openalex.org/W1983129754","doi":"https://doi.org/10.1109/tvlsi.2011.2157543","mag":"1983129754"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2011.2157543","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2157543","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109104631","display_name":"Sohan Purohit","orcid":null},"institutions":[{"id":"https://openalex.org/I133738476","display_name":"University of Massachusetts Lowell","ror":"https://ror.org/03hamhx47","country_code":"US","type":"education","lineage":["https://openalex.org/I133738476"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Sohan Purohit","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Massachusetts, Lowell, MA, USA","Dept. of Electr. & Comput. Eng., Univ. of Massachusetts Lowell, MA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Massachusetts, Lowell, MA, USA","institution_ids":["https://openalex.org/I133738476"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Massachusetts Lowell, MA, USA","institution_ids":["https://openalex.org/I133738476"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062664944","display_name":"Martin Margala","orcid":"https://orcid.org/0000-0002-0034-0369"},"institutions":[{"id":"https://openalex.org/I133738476","display_name":"University of Massachusetts Lowell","ror":"https://ror.org/03hamhx47","country_code":"US","type":"education","lineage":["https://openalex.org/I133738476"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Martin Margala","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Massachusetts, Lowell, MA, USA","Dept. of Electr. & Comput. Eng., Univ. of Massachusetts Lowell, MA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Massachusetts, Lowell, MA, USA","institution_ids":["https://openalex.org/I133738476"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Massachusetts Lowell, MA, USA","institution_ids":["https://openalex.org/I133738476"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5109104631"],"corresponding_institution_ids":["https://openalex.org/I133738476"],"apc_list":null,"apc_paid":null,"fwci":2.3847,"has_fulltext":false,"cited_by_count":62,"citation_normalized_percentile":{"value":0.88929943,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"20","issue":"7","first_page":"1327","last_page":"1331"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.9530478119850159},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.644330620765686},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5875563025474548},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5743996500968933},{"id":"https://openalex.org/keywords/serial-binary-adder","display_name":"Serial binary adder","score":0.5268051624298096},{"id":"https://openalex.org/keywords/carry-save-adder","display_name":"Carry-save adder","score":0.4995551109313965},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4951700270175934},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.45122969150543213},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4309671223163605},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.42589226365089417},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.41583701968193054},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.4154698848724365},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.25693559646606445},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.20711806416511536},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1996014416217804},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.18200331926345825},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.17789244651794434}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.9530478119850159},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.644330620765686},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5875563025474548},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5743996500968933},{"id":"https://openalex.org/C116206932","wikidata":"https://www.wikidata.org/wiki/Q7454686","display_name":"Serial binary adder","level":4,"score":0.5268051624298096},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.4995551109313965},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4951700270175934},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.45122969150543213},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4309671223163605},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.42589226365089417},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.41583701968193054},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.4154698848724365},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.25693559646606445},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.20711806416511536},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1996014416217804},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.18200331926345825},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.17789244651794434},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2011.2157543","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2157543","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8899999856948853,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2006097283","https://openalex.org/W2039157804","https://openalex.org/W2063907186","https://openalex.org/W2098769011","https://openalex.org/W2124278579","https://openalex.org/W2139354714","https://openalex.org/W2189558609"],"related_works":["https://openalex.org/W2157555699","https://openalex.org/W2067192709","https://openalex.org/W4210386678","https://openalex.org/W2579665172","https://openalex.org/W2540106480","https://openalex.org/W1842156172","https://openalex.org/W1489069373","https://openalex.org/W2545536103","https://openalex.org/W2520324271","https://openalex.org/W1983129754"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,12,23,33,37,73,82,91,95,115,119],"design":[4],"and":[5,43,52,68,77,99,111],"characterization":[6,89],"of":[7,75,85,90,97,118,121],"12":[8],"full-adder":[9,20],"circuits":[10,21,93],"in":[11,61,94,128],"IBM":[13],"90-nm":[14],"process.":[15],"These":[16],"include":[17],"three":[18],"new":[19],"using":[22],"recently":[24],"proposed":[25],"split-path":[26],"data":[27],"driven":[28],"dynamic":[29],"logic.":[30],"Based":[31],"on":[32,81],"logic":[34,122],"function":[35,123],"realized,":[36],"adders":[38,56],"were":[39,57],"characterized":[40],"for":[41],"performance":[42],"power":[44,84],"consumption":[45],"when":[46],"operated":[47],"under":[48],"various":[49],"supply":[50],"voltages":[51],"fan-out":[53],"loads.":[54],"The":[55],"then":[58],"further":[59],"deployed":[60],"a":[62],"32":[63],"bit":[64],"ripple":[65],"carry":[66,78],"adder":[67,92],"8\u00d74":[69],"multiplier":[70],"to":[71],"evaluate":[72],"impact":[74,117],"sum":[76],"propagation":[79],"delays":[80],"performance,":[83,114],"these":[86],"systems.":[87],"Performance":[88],"presence":[96],"process":[98],"voltage":[100],"variations":[101],"was":[102],"also":[103,125],"performed":[104],"through":[105],"Monte":[106],"Carlo":[107],"simulations.":[108],"Besides":[109],"analyzing":[110],"comparing":[112],"circuit":[113],"possible":[116],"choice":[120],"has":[124],"been":[126],"underlined":[127],"this":[129],"study.":[130]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":7},{"year":2022,"cited_by_count":7},{"year":2021,"cited_by_count":8},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}