{"id":"https://openalex.org/W2127588614","doi":"https://doi.org/10.1109/tvlsi.2011.2147339","title":"A Reconfigurable Clock Polarity Assignment Flow for Clock Gated Designs","display_name":"A Reconfigurable Clock Polarity Assignment Flow for Clock Gated Designs","publication_year":2011,"publication_date":"2011-06-07","ids":{"openalex":"https://openalex.org/W2127588614","doi":"https://doi.org/10.1109/tvlsi.2011.2147339","mag":"2127588614"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2011.2147339","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2147339","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029213009","display_name":"Jianchao Lu","orcid":null},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jianchao Lu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","Dept. of Electr. & Comput. Eng. Drexel Univ., Philadelphia, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng. Drexel Univ., Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102374018","display_name":"Ying Teng","orcid":null},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ying Teng","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","Dept. of Electr. & Comput. Eng. Drexel Univ., Philadelphia, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng. Drexel Univ., Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081080799","display_name":"Bar\u0131\u015f Ta\u015fk\u0131n","orcid":"https://orcid.org/0000-0002-7631-5696"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Baris Taskin","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","Dept. of Electr. & Comput. Eng. Drexel Univ., Philadelphia, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng. Drexel Univ., Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I72816309"],"apc_list":null,"apc_paid":null,"fwci":0.7988,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.76920083,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"20","issue":"6","first_page":"1002","last_page":"1011"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.8057631254196167},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.6466051340103149},{"id":"https://openalex.org/keywords/polarity","display_name":"Polarity (international relations)","score":0.5694437623023987},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5441211462020874},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.48853835463523865},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.481991708278656},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3506348133087158},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.2711533308029175},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26292315125465393},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.2094576358795166},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.19171679019927979},{"id":"https://openalex.org/keywords/chemistry","display_name":"Chemistry","score":0.18374976515769958},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.08285048604011536}],"concepts":[{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.8057631254196167},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.6466051340103149},{"id":"https://openalex.org/C2777361361","wikidata":"https://www.wikidata.org/wiki/Q1112585","display_name":"Polarity (international relations)","level":3,"score":0.5694437623023987},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5441211462020874},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.48853835463523865},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.481991708278656},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3506348133087158},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.2711533308029175},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26292315125465393},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2094576358795166},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19171679019927979},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.18374976515769958},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.08285048604011536},{"id":"https://openalex.org/C1491633281","wikidata":"https://www.wikidata.org/wiki/Q7868","display_name":"Cell","level":2,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2011.2147339","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2147339","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W1974903461","https://openalex.org/W1983191527","https://openalex.org/W1988123824","https://openalex.org/W1989179252","https://openalex.org/W1994732304","https://openalex.org/W1999002213","https://openalex.org/W2014069616","https://openalex.org/W2036588316","https://openalex.org/W2044620840","https://openalex.org/W2079770493","https://openalex.org/W2102627413","https://openalex.org/W2103263103","https://openalex.org/W2106292145","https://openalex.org/W2117880765","https://openalex.org/W2120463846","https://openalex.org/W2125692303","https://openalex.org/W2144232914","https://openalex.org/W2157024459","https://openalex.org/W2161884300","https://openalex.org/W2165478440","https://openalex.org/W2166007241","https://openalex.org/W2358486300","https://openalex.org/W2964161462","https://openalex.org/W3103339143","https://openalex.org/W4212941882","https://openalex.org/W4229745658","https://openalex.org/W4230442644","https://openalex.org/W4238752581","https://openalex.org/W4242862917","https://openalex.org/W6653952236","https://openalex.org/W6675992166"],"related_works":["https://openalex.org/W2040807843","https://openalex.org/W2088914741","https://openalex.org/W2559451387","https://openalex.org/W4247180033","https://openalex.org/W4249038728","https://openalex.org/W3006003651","https://openalex.org/W1999924508","https://openalex.org/W2117814846","https://openalex.org/W2136047350","https://openalex.org/W1571059036"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,52,72],"clock":[4,23,43,73,92,115],"polarity":[5,28,31,82,110,142],"assignment":[6,111],"flow":[7,120],"which":[8],"permits":[9],"post-silicon":[10],"reconfigurability.":[11],"The":[12,30,118,149],"proposed":[13,119],"method":[14],"inserts":[15],"xor":[16,34,84,152],"gates":[17,35,85,153],"at":[18,86,154],"one":[19],"level":[20,89],"of":[21,32,42,55,90,151],"the":[22,27,33,56,66,87,91,99,109,114,122,129,136,155,164,169],"tree":[24,74],"to":[25,83,141,146,161],"facilitate":[26],"assignment.":[29],"can":[36,59,75,104],"be":[37,60,76,105],"reconfigured":[38],"for":[39],"different":[40],"modes":[41],"gating":[44,116],"(sleep":[45],"mode,":[46,48],"busy":[47],"etc.)":[49],"such":[50],"that":[51,65],"mode-specific":[53],"reduction":[54,97],"peak":[57,69,102],"current":[58,70,103],"achieved.":[61],"Experimental":[62],"results":[63],"show":[64],"worst":[67,100],"case":[68,101],"on":[71,113],"reduced":[77],"by":[78,80,107,124,133],"33.3%":[79],"assigning":[81],"sink":[88],"tree.":[93],"An":[94],"additional":[95],"12.8%":[96],"in":[98],"achieved":[106],"reconfiguring":[108],"based":[112],"information.":[117],"increases":[121],"area":[123,170],"7.1%":[125],"but":[126],"reduces":[127],"both":[128],"total":[130],"power":[131],"consumption":[132],"23.8%":[134],"and":[135,168],"global":[137,165],"skew":[138,166],"increase":[139,167],"(due":[140],"assignment)":[143],"from":[144],"19.3":[145],"8.8":[147],"ps.":[148],"insertion":[150],"non-sink":[156],"nodes":[157],"is":[158],"also":[159],"studied":[160],"further":[162],"reduce":[163],"overhead.":[171]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}