{"id":"https://openalex.org/W2082557624","doi":"https://doi.org/10.1109/tvlsi.2011.2134874","title":"A 3\u201310 GHz, 14 Bands CMOS Frequency Synthesizer With Spurs Reduction for MB-OFDM UWB System","display_name":"A 3\u201310 GHz, 14 Bands CMOS Frequency Synthesizer With Spurs Reduction for MB-OFDM UWB System","publication_year":2011,"publication_date":"2011-04-26","ids":{"openalex":"https://openalex.org/W2082557624","doi":"https://doi.org/10.1109/tvlsi.2011.2134874","mag":"2082557624"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2011.2134874","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2134874","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102132268","display_name":"Tai-You Lu","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Tai-You Lu","raw_affiliation_strings":["Department of Electronics Engineering and the Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","Dept. of Electron. Eng, Nat. Chiao Tung Univ, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering and the Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Dept. of Electron. Eng, Nat. Chiao Tung Univ, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5042049354","display_name":"Wei\u2010Zen Chen","orcid":"https://orcid.org/0000-0003-2840-0754"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wei-Zen Chen","raw_affiliation_strings":["Department of Electronics Engineering and the Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","Dept. of Electron. Eng, Nat. Chiao Tung Univ, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering and the Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Dept. of Electron. Eng, Nat. Chiao Tung Univ, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5102132268"],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":1.18241203,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.82594083,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"20","issue":"5","first_page":"948","last_page":"958"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10262","display_name":"Microwave Engineering and Waveguides","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.8000781536102295},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7475016713142395},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.721174955368042},{"id":"https://openalex.org/keywords/harmonics","display_name":"Harmonics","score":0.6648102402687073},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5429248213768005},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5132851600646973},{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.4914039373397827},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4853452742099762},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4687044322490692},{"id":"https://openalex.org/keywords/orthogonal-frequency-division-multiplexing","display_name":"Orthogonal frequency-division multiplexing","score":0.42681801319122314},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.38595762848854065},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.32833677530288696},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.32753363251686096},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.26057207584381104},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.14023292064666748},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12493914365768433},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10874810814857483}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8000781536102295},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7475016713142395},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.721174955368042},{"id":"https://openalex.org/C188414643","wikidata":"https://www.wikidata.org/wiki/Q3001183","display_name":"Harmonics","level":3,"score":0.6648102402687073},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5429248213768005},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5132851600646973},{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.4914039373397827},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4853452742099762},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4687044322490692},{"id":"https://openalex.org/C40409654","wikidata":"https://www.wikidata.org/wiki/Q375889","display_name":"Orthogonal frequency-division multiplexing","level":3,"score":0.42681801319122314},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.38595762848854065},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.32833677530288696},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.32753363251686096},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.26057207584381104},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.14023292064666748},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12493914365768433},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10874810814857483},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2011.2134874","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2134874","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.699999988079071,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":42,"referenced_works":["https://openalex.org/W1490692927","https://openalex.org/W1548001775","https://openalex.org/W1964019325","https://openalex.org/W1977622922","https://openalex.org/W1981027237","https://openalex.org/W1991392268","https://openalex.org/W1996421748","https://openalex.org/W1998253193","https://openalex.org/W2005741154","https://openalex.org/W2016614066","https://openalex.org/W2029583434","https://openalex.org/W2045976427","https://openalex.org/W2060362465","https://openalex.org/W2082557624","https://openalex.org/W2094376689","https://openalex.org/W2095762314","https://openalex.org/W2104525082","https://openalex.org/W2105430074","https://openalex.org/W2120200547","https://openalex.org/W2121933731","https://openalex.org/W2127115447","https://openalex.org/W2128272971","https://openalex.org/W2137077794","https://openalex.org/W2139460824","https://openalex.org/W2143695478","https://openalex.org/W2144081487","https://openalex.org/W2146113420","https://openalex.org/W2148112146","https://openalex.org/W2151553199","https://openalex.org/W2156395370","https://openalex.org/W2159942889","https://openalex.org/W2160545782","https://openalex.org/W2161054903","https://openalex.org/W2174468594","https://openalex.org/W2345519525","https://openalex.org/W2539686323","https://openalex.org/W3150891300","https://openalex.org/W6629250894","https://openalex.org/W6679132061","https://openalex.org/W6681541713","https://openalex.org/W6681757057","https://openalex.org/W6705176455"],"related_works":["https://openalex.org/W2330020385","https://openalex.org/W2359366503","https://openalex.org/W1912065184","https://openalex.org/W2350996794","https://openalex.org/W2372909716","https://openalex.org/W2080515223","https://openalex.org/W2371350995","https://openalex.org/W2049525097","https://openalex.org/W2161157531","https://openalex.org/W2350523680"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,48,52,63,67],"design":[4],"of":[5,51],"a":[6,21,93,103],"14":[7,68,120],"bands":[8,69,121],"CMOS":[9,95],"frequency":[10,27,35],"synthesizer":[11],"with":[12,88],"spurs":[13,39,74],"reduction":[14],"for":[15,62],"MB-OFDM":[16],"UWB":[17],"system.":[18],"Based":[19],"on":[20],"single":[22,104],"phase-locked":[23],"loop":[24],"and":[25,34,80],"two-stage":[26],"mixing":[28,33],"architecture,":[29],"it":[30],"alleviates":[31],"harmonics":[32],"pulling":[36],"to":[37],"diminish":[38],"generation.":[40,71],"Also,":[41],"only":[42],"divide-by-2":[43],"dividers":[44],"are":[45,75],"needed":[46],"in":[47,66,92],"feedback":[49],"path":[50],"PLL.":[53],"Thus":[54],"more":[55,83],"precise":[56],"I/Q":[57,89,122],"sub-harmonics":[58],"can":[59],"be":[60],"derived":[61],"SSB":[64],"mixer":[65],"carrier":[70],"The":[72,108],"image":[73],"suppressed":[76],"below":[77],"-45":[78],"dBc":[79],"improved":[81],"by":[82,113],"than":[84],"22":[85],"dB":[86],"incorporating":[87],"calibration.":[90],"Implemented":[91],"0.18-\u03bcm":[94],"technology,":[96],"this":[97],"chip":[98,109],"drains":[99],"65":[100],"mA":[101],"from":[102],"1.8":[105],"V":[106],"supply.":[107],"size":[110],"is":[111],"2.5":[112],"2.2":[114],"mm":[115],"<sup":[116],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[117],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[118],"providing":[119],"phases.":[123]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}