{"id":"https://openalex.org/W2060012208","doi":"https://doi.org/10.1109/tvlsi.2011.2126050","title":"Variation-Aware Voltage Level Selection","display_name":"Variation-Aware Voltage Level Selection","publication_year":2011,"publication_date":"2011-07-11","ids":{"openalex":"https://openalex.org/W2060012208","doi":"https://doi.org/10.1109/tvlsi.2011.2126050","mag":"2060012208"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2011.2126050","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2126050","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009138833","display_name":"Saumya Chandra","orcid":null},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Saumya Chandra","raw_affiliation_strings":["Advanced Micro Devices, Bangalore, India","Department of Electrical and Computer Engineering, University of California, San Diego, CA, USA"],"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices, Bangalore, India","institution_ids":[]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California, San Diego, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065766721","display_name":"Anand Raghunathan","orcid":"https://orcid.org/0000-0002-4624-564X"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anand Raghunathan","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, Lafayette, IN, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5105369696","display_name":"Sujit Dey","orcid":"https://orcid.org/0000-0001-9671-3950"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sujit Dey","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California, San Diego, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California, San Diego, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5009138833"],"corresponding_institution_ids":["https://openalex.org/I36258959"],"apc_list":null,"apc_paid":null,"fwci":0.7949,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.75687305,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"20","issue":"5","first_page":"925","last_page":"936"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.7234092354774475},{"id":"https://openalex.org/keywords/parametric-statistics","display_name":"Parametric statistics","score":0.5813151597976685},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5047529935836792},{"id":"https://openalex.org/keywords/selection","display_name":"Selection (genetic algorithm)","score":0.4916864037513733},{"id":"https://openalex.org/keywords/low-voltage","display_name":"Low voltage","score":0.4915357530117035},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48067009449005127},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.46335792541503906},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2949534058570862},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.25701406598091125},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2104533314704895},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.1350645124912262},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.11171066761016846},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09280511736869812}],"concepts":[{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.7234092354774475},{"id":"https://openalex.org/C117251300","wikidata":"https://www.wikidata.org/wiki/Q1849855","display_name":"Parametric statistics","level":2,"score":0.5813151597976685},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5047529935836792},{"id":"https://openalex.org/C81917197","wikidata":"https://www.wikidata.org/wiki/Q628760","display_name":"Selection (genetic algorithm)","level":2,"score":0.4916864037513733},{"id":"https://openalex.org/C128624480","wikidata":"https://www.wikidata.org/wiki/Q1504817","display_name":"Low voltage","level":3,"score":0.4915357530117035},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48067009449005127},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.46335792541503906},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2949534058570862},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.25701406598091125},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2104533314704895},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.1350645124912262},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.11171066761016846},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09280511736869812},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2011.2126050","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2126050","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.800000011920929}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W1634005169","https://openalex.org/W1978708760","https://openalex.org/W2002377960","https://openalex.org/W2006075719","https://openalex.org/W2011024076","https://openalex.org/W2033949796","https://openalex.org/W2043318181","https://openalex.org/W2081186910","https://openalex.org/W2087322972","https://openalex.org/W2098143668","https://openalex.org/W2099961254","https://openalex.org/W2101570644","https://openalex.org/W2104677471","https://openalex.org/W2105527790","https://openalex.org/W2107766185","https://openalex.org/W2109093878","https://openalex.org/W2128694920","https://openalex.org/W2128748528","https://openalex.org/W2135021459","https://openalex.org/W2137619032","https://openalex.org/W2141721356","https://openalex.org/W2150685224","https://openalex.org/W2161263672","https://openalex.org/W2162935501","https://openalex.org/W2168435960","https://openalex.org/W2170799790","https://openalex.org/W3149484680","https://openalex.org/W3152238893","https://openalex.org/W4236432903","https://openalex.org/W4238849053","https://openalex.org/W4240150272","https://openalex.org/W4248497301","https://openalex.org/W4252612163","https://openalex.org/W6650807564","https://openalex.org/W6676281777"],"related_works":["https://openalex.org/W4205762803","https://openalex.org/W2535856026","https://openalex.org/W2265065644","https://openalex.org/W2134699697","https://openalex.org/W3017188156","https://openalex.org/W2322875716","https://openalex.org/W2396122647","https://openalex.org/W1859921603","https://openalex.org/W1571481168","https://openalex.org/W4283748689"],"abstract_inverted_index":{"In":[0,46],"this":[1,84,103],"paper,":[2],"we":[3,87,123],"address":[4,83],"the":[5,26,35,47,57,90,107,160,178,191],"problem":[6],"of":[7,10,49,109,148,193,199,207],"variation-aware":[8,154],"selection":[9],"voltage":[11,23,27,60,72,95,126,150,162,217],"levels":[12,28,96,127,151],"for":[13,29,133,164],"system-on-chips":[14],"(SoCs)":[15],"that":[16,101,125,128,177],"are":[17,41,53,129],"organized":[18],"into":[19],"multiple":[20],"frequency":[21,58],"and":[22,39,69,97,99,120,158,187,211],"domains.":[24],"Conventionally,":[25],"each":[30],"domain,":[31],"as":[32,34],"well":[33],"mapping":[36],"between":[37,94],"frequencies":[38,98],"voltages,":[40],"determined":[42],"without":[43],"considering":[44],"variations.":[45,194],"presence":[48,192],"variations,":[50],"these":[51],"choices":[52],"often":[54],"suboptimal":[55],"since":[56],"versus":[59],"characteristics":[61,108,189],"vary":[62],"from":[63],"one":[64],"SoC":[65,175],"instance":[66],"to":[67,82,115,137,144,182,201,215],"another":[68],"across":[70],"different":[71],"domains":[73],"within":[74],"an":[75,171,197],"instance.":[76],"We":[77,140,195],"present":[78,141],"a":[79,142,146,153,165],"two-pronged":[80],"approach":[81],"problem.":[85],"First,":[86],"propose":[88],"breaking":[89],"conventional":[91,216],"fixed":[92],"coupling":[93],"demonstrate":[100],"performing":[102],"association":[104],"based":[105],"on":[106,170],"individual":[110],"chip":[111],"instances":[112],"can":[113,135],"lead":[114,136,181],"significant":[116,183],"improvements":[117,184],"in":[118,152,185,190,203],"power":[119,186,210],"performance.":[121],"Second,":[122],"show":[124],"computed":[130],"while":[131],"accounting":[132],"variations":[134],"further":[138],"improvements.":[139],"methodology":[143],"determine":[145],"set":[147],"discrete":[149],"manner":[155],"by":[156],"generating":[157],"quantizing":[159],"ideal":[161],"distribution":[163],"given":[166],"SoC.":[167],"Our":[168],"experiments":[169],"802.11":[172],"MAC":[173],"processor":[174],"indicate":[176],"proposed":[179],"techniques":[180],"performance":[188,212],"obtained":[196],"improvement":[198],"up":[200],"68%":[202],"parametric":[204],"yield":[205],"(number":[206],"chips":[208],"meeting":[209],"targets)":[213],"compared":[214],"scaling.":[218]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}