{"id":"https://openalex.org/W2145724740","doi":"https://doi.org/10.1109/tvlsi.2011.2125994","title":"An On-Chip Delay Measurement Technique Using Signature Registers for Small-Delay Defect Detection","display_name":"An On-Chip Delay Measurement Technique Using Signature Registers for Small-Delay Defect Detection","publication_year":2011,"publication_date":"2011-04-08","ids":{"openalex":"https://openalex.org/W2145724740","doi":"https://doi.org/10.1109/tvlsi.2011.2125994","mag":"2145724740"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2011.2125994","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2125994","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057095561","display_name":"Kentaroh Katoh","orcid":null},"institutions":[{"id":"https://openalex.org/I159385669","display_name":"Chiba University","ror":"https://ror.org/01hjzeq58","country_code":"JP","type":"education","lineage":["https://openalex.org/I159385669"]},{"id":"https://openalex.org/I48446326","display_name":"National Institute of Technology, Tsuruoka College","ror":"https://ror.org/01ms51d52","country_code":"JP","type":"education","lineage":["https://openalex.org/I4210120810","https://openalex.org/I48446326"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Katoh","raw_affiliation_strings":["Faculty of Engineering, Chiba University, Chiba, Japan","Electr. Eng. Dept., Tsuruoka Nat. Coll. of Technol., Tsuruoka, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Chiba University, Chiba, Japan","institution_ids":["https://openalex.org/I159385669"]},{"raw_affiliation_string":"Electr. Eng. Dept., Tsuruoka Nat. Coll. of Technol., Tsuruoka, Japan","institution_ids":["https://openalex.org/I48446326"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009094960","display_name":"Kazuteru Namba","orcid":"https://orcid.org/0000-0002-8316-7281"},"institutions":[{"id":"https://openalex.org/I159385669","display_name":"Chiba University","ror":"https://ror.org/01hjzeq58","country_code":"JP","type":"education","lineage":["https://openalex.org/I159385669"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Namba","raw_affiliation_strings":["Graduate School of Advanced Integration Science, Chiba University, Chiba, Japan","[Grad. Sch. of Adv. Integration Sci., Chiba Univ., Chiba, Japan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Advanced Integration Science, Chiba University, Chiba, Japan","institution_ids":["https://openalex.org/I159385669"]},{"raw_affiliation_string":"[Grad. Sch. of Adv. Integration Sci., Chiba Univ., Chiba, Japan]","institution_ids":["https://openalex.org/I159385669"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086631599","display_name":"Hideo Ito","orcid":null},"institutions":[{"id":"https://openalex.org/I159385669","display_name":"Chiba University","ror":"https://ror.org/01hjzeq58","country_code":"JP","type":"education","lineage":["https://openalex.org/I159385669"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Ito","raw_affiliation_strings":["Graduate School of Advanced Integration Science, Chiba University, Chiba, Japan","[Grad. Sch. of Adv. Integration Sci., Chiba Univ., Chiba, Japan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Advanced Integration Science, Chiba University, Chiba, Japan","institution_ids":["https://openalex.org/I159385669"]},{"raw_affiliation_string":"[Grad. Sch. of Adv. Integration Sci., Chiba Univ., Chiba, Japan]","institution_ids":["https://openalex.org/I159385669"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":0.3525,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.71559633,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"20","issue":"5","first_page":"804","last_page":"817"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.6528340578079224},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6296616196632385},{"id":"https://openalex.org/keywords/signature","display_name":"Signature (topology)","score":0.5757191777229309},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.542632520198822},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5242571830749512},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.44824182987213135},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.44178614020347595},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4144970178604126},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3803722858428955},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3288882374763489},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2759416699409485},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2091854214668274},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.15441712737083435},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1472439169883728}],"concepts":[{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.6528340578079224},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6296616196632385},{"id":"https://openalex.org/C2779696439","wikidata":"https://www.wikidata.org/wiki/Q7512811","display_name":"Signature (topology)","level":2,"score":0.5757191777229309},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.542632520198822},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5242571830749512},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.44824182987213135},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.44178614020347595},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4144970178604126},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3803722858428955},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3288882374763489},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2759416699409485},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2091854214668274},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.15441712737083435},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1472439169883728},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2011.2125994","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2125994","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W648389732","https://openalex.org/W1482498073","https://openalex.org/W1583304273","https://openalex.org/W1946547238","https://openalex.org/W1973730070","https://openalex.org/W1979194489","https://openalex.org/W2035787834","https://openalex.org/W2036018446","https://openalex.org/W2073054054","https://openalex.org/W2084730210","https://openalex.org/W2110164501","https://openalex.org/W2121433810","https://openalex.org/W2121657613","https://openalex.org/W2123145598","https://openalex.org/W2127774081","https://openalex.org/W2130530249","https://openalex.org/W2137176071","https://openalex.org/W2139496816","https://openalex.org/W2139879272","https://openalex.org/W2149463356","https://openalex.org/W2152042493","https://openalex.org/W2152465928","https://openalex.org/W2155506703","https://openalex.org/W2158414646","https://openalex.org/W2159004509","https://openalex.org/W2162192700","https://openalex.org/W4230592135","https://openalex.org/W4236395861","https://openalex.org/W4249020130","https://openalex.org/W6628736845","https://openalex.org/W6643657880","https://openalex.org/W6645155423"],"related_works":["https://openalex.org/W3015599398","https://openalex.org/W2188730438","https://openalex.org/W2157230896","https://openalex.org/W2792778858","https://openalex.org/W2034656493","https://openalex.org/W79379040","https://openalex.org/W2362904186","https://openalex.org/W2114232017","https://openalex.org/W1997308464","https://openalex.org/W2040679505"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,11],"delay":[4,17,31,53,62,92,110],"measurement":[5,18,27,54,57,63,82,93,111],"technique":[6,19,28,64],"using":[7,59,113],"signature":[8],"analysis,":[9],"and":[10,65,117,128],"scan":[12,48,96,115,126],"design":[13,49,97,127],"for":[14,68,147],"the":[15,30,33,38,41,60,70,81,91,109,118,121,129],"proposed":[16,47,61,130],"to":[20],"detect":[21],"small-delay":[22],"defects.":[23],"The":[24,46,73,100,136],"pro-":[25],"posed":[26],"measures":[29],"of":[32,40,90,108,120,142,144],"explicitly":[34],"sensitized":[35],"paths":[36],"with":[37,75,88,94],"resolution":[39],"on-chip":[42,52],"variable":[43],"clock":[44],"generator.":[45],"realizes":[50],"complete":[51],"in":[55],"short":[56],"time":[58,83],"extra":[66],"latches":[67],"storing":[69],"test":[71,145],"vectors.":[72],"evaluation":[74],"Rohm":[76],"0.18-\u03bcm":[77],"process":[78],"shows":[79],"that":[80,89,107,143],"is":[84,103,132,139],"67.8%":[85],"reduced":[86],"compared":[87],"standard":[95,114],"on":[98,134,150],"average.":[99,135,151],"area":[101,122],"overhead":[102,123],"23.4%":[104],"larger":[105],"than":[106],"architecture":[112],"design,":[116],"difference":[119],"between":[124],"enhanced":[125],"method":[131],"7.4%":[133],"data":[137],"volume":[138],"2.2":[140],"times":[141],"set":[146],"normal":[148],"testing":[149]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":1}],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}