{"id":"https://openalex.org/W2006645916","doi":"https://doi.org/10.1109/tvlsi.2011.2122310","title":"HLS-dv: A High-Level Synthesis Framework for Dual-Vdd Architectures","display_name":"HLS-dv: A High-Level Synthesis Framework for Dual-Vdd Architectures","publication_year":2011,"publication_date":"2011-03-29","ids":{"openalex":"https://openalex.org/W2006645916","doi":"https://doi.org/10.1109/tvlsi.2011.2122310","mag":"2006645916"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2011.2122310","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2122310","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021863397","display_name":"Insup Shin","orcid":null},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Insup Shin","raw_affiliation_strings":["Department of Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon, South Korea","[Dept. of Electr. Eng., Korea Adv. Inst. of Sci. & Technol. (KAIST), Daejeon, South Korea]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Korea Adv. Inst. of Sci. & Technol. (KAIST), Daejeon, South Korea]","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108744170","display_name":"Seungwhun Paik","orcid":null},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Seungwhun Paik","raw_affiliation_strings":["Department of Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon, South Korea","[Dept. of Electr. Eng., Korea Adv. Inst. of Sci. & Technol. (KAIST), Daejeon, South Korea]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Korea Adv. Inst. of Sci. & Technol. (KAIST), Daejeon, South Korea]","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059068557","display_name":"Dongwan Shin","orcid":"https://orcid.org/0000-0002-2151-3986"},"institutions":[{"id":"https://openalex.org/I19268510","display_name":"Qualcomm (United Kingdom)","ror":"https://ror.org/04d3djg48","country_code":"GB","type":"company","lineage":["https://openalex.org/I19268510","https://openalex.org/I4210087596"]},{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]}],"countries":["GB","US"],"is_corresponding":false,"raw_author_name":"Dongwan Shin","raw_affiliation_strings":["Qualcomm, San Diego, CA, USA","[Qualcomm, San Diego, CA, USA]"],"affiliations":[{"raw_affiliation_string":"Qualcomm, San Diego, CA, USA","institution_ids":["https://openalex.org/I4210087596"]},{"raw_affiliation_string":"[Qualcomm, San Diego, CA, USA]","institution_ids":["https://openalex.org/I19268510"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020011072","display_name":"Youngsoo Shin","orcid":"https://orcid.org/0000-0002-7474-9212"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Youngsoo Shin","raw_affiliation_strings":["Department of Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon, South Korea","[Dept. of Electr. Eng., Korea Adv. Inst. of Sci. & Technol. (KAIST), Daejeon, South Korea]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Korea Adv. Inst. of Sci. & Technol. (KAIST), Daejeon, South Korea]","institution_ids":["https://openalex.org/I157485424"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5021863397"],"corresponding_institution_ids":["https://openalex.org/I157485424"],"apc_list":null,"apc_paid":null,"fwci":0.2519,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.53650854,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"20","issue":"4","first_page":"593","last_page":"604"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.8183846473693848},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5434281229972839},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5033549666404724},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.4923900365829468},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4216134548187256},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36834490299224854},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.17749947309494019}],"concepts":[{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.8183846473693848},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5434281229972839},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5033549666404724},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.4923900365829468},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4216134548187256},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36834490299224854},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.17749947309494019},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2011.2122310","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2122310","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W1488285735","https://openalex.org/W1965585119","https://openalex.org/W1999640823","https://openalex.org/W2001584921","https://openalex.org/W2008243923","https://openalex.org/W2011579672","https://openalex.org/W2039731046","https://openalex.org/W2051230585","https://openalex.org/W2058320534","https://openalex.org/W2065260591","https://openalex.org/W2068447851","https://openalex.org/W2069262460","https://openalex.org/W2072131414","https://openalex.org/W2073216515","https://openalex.org/W2082928686","https://openalex.org/W2087182434","https://openalex.org/W2093332051","https://openalex.org/W2099516858","https://openalex.org/W2109846948","https://openalex.org/W2109866355","https://openalex.org/W2114266730","https://openalex.org/W2115308358","https://openalex.org/W2129183345","https://openalex.org/W2131409873","https://openalex.org/W2138643012","https://openalex.org/W2145136827","https://openalex.org/W2150749964","https://openalex.org/W2154773290","https://openalex.org/W2157468429","https://openalex.org/W2167036627","https://openalex.org/W4237499859","https://openalex.org/W4238999275","https://openalex.org/W4248059597","https://openalex.org/W4248172602","https://openalex.org/W4252925736","https://openalex.org/W6650750384","https://openalex.org/W6677076176"],"related_works":["https://openalex.org/W3022794856","https://openalex.org/W4281926497","https://openalex.org/W2317351040","https://openalex.org/W2370083982","https://openalex.org/W2135482679","https://openalex.org/W2035070505","https://openalex.org/W1973862904","https://openalex.org/W181593118","https://openalex.org/W1966826470","https://openalex.org/W2077870657"],"abstract_inverted_index":{"Dual":[0],"supply":[1],"voltage":[2,119],"design":[3,26],"is":[4,65,73,185],"widely":[5],"accepted":[6],"as":[7,36,38],"an":[8],"effective":[9],"way":[10],"to":[11,92,106,124,167,175,187],"reduce":[12],"the":[13,76,94,191],"power":[14,54,108,158],"consumption":[15,55],"of":[16,47,52,56,103,110,132,148,181,190],"CMOS":[17,152],"circuits.":[18],"In":[19,41,134],"this":[20,64,126],"paper,":[21],"we":[22,43],"propose":[23,117],"a":[24,45,118],"comprehensive":[25],"framework":[27],"that":[28,72],"includes":[29],"dual-":[30,32,62,95],"scheduling,":[31],"allocation,":[33],"controller":[34],"synthesis":[35,49],"well":[37],"layout":[39,102],"generation.":[40],"particular,":[42],"address":[44],"problem":[46],"high-level":[48],"with":[50,169],"objective":[51],"minimizing":[53],"storage":[57],"units":[58,177],"and":[59,87,97,111,128,156,183],"multiplexers":[60],"using":[61],";":[63],"made":[66],"possible":[67],"by":[68,161],"utilizing":[69],"timing":[70],"slack":[71],"left":[74],"in":[75,140],"data-path":[77,168],"after":[78],"operation":[79],"scheduling.":[80],"We":[81,116],"use":[82],"integer":[83],"linear":[84],"programming":[85],"(ILP)":[86],"also":[88],"provide":[89],"heuristic":[90],"algorithms":[91],"solve":[93],"register":[96],"connection":[98],"allocation.":[99],"The":[100],"physical":[101],"dual-circuits":[104],"has":[105],"separate":[107],"rails":[109],"cells":[112],"from":[113],"each":[114],"other.":[115],"island":[120],"based":[121],"placement":[122],"algorithm":[123],"relieve":[125],"restriction":[127],"allow":[129],"more":[130],"flexibility":[131],"placement.":[133],"experiments":[135],"on":[136,163],"benchmark":[137],"designs":[138],"implemented":[139],"1.08":[141],"V":[142,144],"(with":[143],"<sub":[145,171],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[146,172],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">ddl</sub>":[147],"0.8":[149],"V)":[150],"65-nm":[151],"technology,":[153],"both":[154],"switching":[155],"leakage":[157],"are":[159],"reduced":[160],"20%":[162],"average,":[164],"respectively,":[165],"compared":[166],"dual-V":[170],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">dd</sub>":[173],"applied":[174],"functional":[176],"alone.":[178],"Detailed":[179],"analysis":[180],"area":[182],"wirelength":[184],"performed":[186],"assess":[188],"feasibility":[189],"proposed":[192],"method.":[193]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}