{"id":"https://openalex.org/W1979787852","doi":"https://doi.org/10.1109/tvlsi.2011.2116049","title":"WiT: Optimal Wiring Topology for Electromigration Avoidance","display_name":"WiT: Optimal Wiring Topology for Electromigration Avoidance","publication_year":2011,"publication_date":"2011-03-15","ids":{"openalex":"https://openalex.org/W1979787852","doi":"https://doi.org/10.1109/tvlsi.2011.2116049","mag":"1979787852"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2011.2116049","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2116049","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111560022","display_name":"I. H-R Jiang","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"I. H-R Jiang","raw_affiliation_strings":["Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074859640","display_name":"Hua-Yu Chang","orcid":"https://orcid.org/0000-0001-8324-0592"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hua-Yu Chang","raw_affiliation_strings":["Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","VIA Technologies, Inc., New Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"VIA Technologies, Inc., New Taipei, Taiwan","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100906804","display_name":"Chih-Long Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chih-Long Chang","raw_affiliation_strings":["Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5111560022"],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":1.8911,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.86281634,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"20","issue":"4","first_page":"581","last_page":"592"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11661","display_name":"Copper Interconnects and Reliability","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2504","display_name":"Electronic, Optical and Magnetic Materials"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/heuristics","display_name":"Heuristics","score":0.7766808271408081},{"id":"https://openalex.org/keywords/electromigration","display_name":"Electromigration","score":0.6946454048156738},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.6550770401954651},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5479176640510559},{"id":"https://openalex.org/keywords/greedy-algorithm","display_name":"Greedy algorithm","score":0.4638407826423645},{"id":"https://openalex.org/keywords/signal-flow-graph","display_name":"Signal-flow graph","score":0.46336930990219116},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.45020854473114014},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.4376627206802368},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.43724381923675537},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4217432141304016},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3580982983112335},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.31259316205978394},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.30871468782424927},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25504693388938904},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20364364981651306},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.11608874797821045}],"concepts":[{"id":"https://openalex.org/C127705205","wikidata":"https://www.wikidata.org/wiki/Q5748245","display_name":"Heuristics","level":2,"score":0.7766808271408081},{"id":"https://openalex.org/C138055206","wikidata":"https://www.wikidata.org/wiki/Q1319010","display_name":"Electromigration","level":2,"score":0.6946454048156738},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.6550770401954651},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5479176640510559},{"id":"https://openalex.org/C51823790","wikidata":"https://www.wikidata.org/wiki/Q504353","display_name":"Greedy algorithm","level":2,"score":0.4638407826423645},{"id":"https://openalex.org/C166501922","wikidata":"https://www.wikidata.org/wiki/Q1786523","display_name":"Signal-flow graph","level":2,"score":0.46336930990219116},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.45020854473114014},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.4376627206802368},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.43724381923675537},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4217432141304016},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3580982983112335},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.31259316205978394},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.30871468782424927},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25504693388938904},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20364364981651306},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.11608874797821045}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2011.2116049","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2116049","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.1015.4585","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.1015.4585","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"https://ir.nctu.edu.tw:443/bitstream/11536/15775/1/000302085300001.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W1507039213","https://openalex.org/W1971653403","https://openalex.org/W1982002042","https://openalex.org/W1997860465","https://openalex.org/W2007719944","https://openalex.org/W2026550600","https://openalex.org/W2036537371","https://openalex.org/W2046020806","https://openalex.org/W2048790997","https://openalex.org/W2096387625","https://openalex.org/W2104723386","https://openalex.org/W2113227042","https://openalex.org/W2117449332","https://openalex.org/W2122904090","https://openalex.org/W2130459377","https://openalex.org/W2137380189","https://openalex.org/W2142927985","https://openalex.org/W2147702906","https://openalex.org/W2149906774","https://openalex.org/W2158811675","https://openalex.org/W2165034900","https://openalex.org/W2180570939","https://openalex.org/W2240941069","https://openalex.org/W2408252077","https://openalex.org/W3145128584","https://openalex.org/W3203011645","https://openalex.org/W4230223115","https://openalex.org/W4246219036","https://openalex.org/W4251391716","https://openalex.org/W4252535243","https://openalex.org/W6684198276"],"related_works":["https://openalex.org/W4387497383","https://openalex.org/W3183948672","https://openalex.org/W3173606202","https://openalex.org/W3110381201","https://openalex.org/W2948807893","https://openalex.org/W2935909890","https://openalex.org/W2778153218","https://openalex.org/W2758277628","https://openalex.org/W1531601525","https://openalex.org/W3119129187"],"abstract_inverted_index":{"Due":[0],"to":[1,70],"excessive":[2],"current":[3],"densities,":[4],"electromigration":[5],"(EM)":[6],"may":[7],"trigger":[8],"a":[9,35,93,103],"permanent":[10],"open-":[11],"or":[12,18,23],"short-circuit":[13],"failure":[14],"in":[15,21,40],"signal":[16],"wires":[17],"power":[19],"networks":[20],"analog":[22],"mixed-signal":[24],"circuits.":[25],"As":[26],"the":[27,53,62,81,84,111],"feature":[28],"size":[29],"keeps":[30],"shrinking,":[31],"this":[32,41,67,90],"effect":[33],"becomes":[34],"key":[36],"reliability":[37],"concern.":[38],"Hence,":[39],"paper,":[42],"we":[43,64,87],"focus":[44],"on":[45,61,92],"wiring":[46],"topology":[47],"generation":[48],"for":[49],"avoiding":[50],"EM":[51],"at":[52],"routing":[54],"stage.":[55],"Prior":[56],"works":[57],"tended":[58],"towards":[59],"heuristics;":[60],"contrary,":[63],"first":[65],"claim":[66],"problem":[68,91],"belongs":[69],"class":[71,75],"P":[72],"instead":[73],"of":[74,83,115],"NP-hard.":[76],"Our":[77],"breakthrough":[78],"is,":[79],"via":[80],"proof":[82],"greedy-choice":[85],"property,":[86],"successfully":[88],"model":[89],"multi-source":[94],"multi-sink":[95],"flow":[96],"network":[97],"and":[98,113],"then":[99],"solve":[100],"it":[101],"by":[102],"strongly":[104],"polynomial":[105],"time":[106],"algorithm.":[107,117],"Experimental":[108],"results":[109],"prove":[110],"effectiveness":[112],"efficiency":[114],"our":[116]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":4},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":3}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}