{"id":"https://openalex.org/W1993588700","doi":"https://doi.org/10.1109/tvlsi.2011.2111424","title":"All-Digital Wide Range Precharge Logic 50% Duty Cycle Corrector","display_name":"All-Digital Wide Range Precharge Logic 50% Duty Cycle Corrector","publication_year":2011,"publication_date":"2011-03-15","ids":{"openalex":"https://openalex.org/W1993588700","doi":"https://doi.org/10.1109/tvlsi.2011.2111424","mag":"1993588700"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2011.2111424","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2111424","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109094507","display_name":"Junhui Gu","orcid":null},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Junhui Gu","raw_affiliation_strings":["National ASIC System Engineering Technology Research Center, South East University, Nanjing, China","[National ASIC Systems Engineering Technology Research Center, Southeast University, Nanjing, China]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National ASIC System Engineering Technology Research Center, South East University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]},{"raw_affiliation_string":"[National ASIC Systems Engineering Technology Research Center, Southeast University, Nanjing, China]","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051112947","display_name":"Jianhui Wu","orcid":"https://orcid.org/0000-0002-7878-498X"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianhui Wu","raw_affiliation_strings":["National ASIC System Engineering Technology Research Center, South East University, Nanjing, China","[National ASIC Systems Engineering Technology Research Center, Southeast University, Nanjing, China]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National ASIC System Engineering Technology Research Center, South East University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]},{"raw_affiliation_string":"[National ASIC Systems Engineering Technology Research Center, Southeast University, Nanjing, China]","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108865797","display_name":"Danhong Gu","orcid":null},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Danhong Gu","raw_affiliation_strings":["National ASIC System Engineering Technology Research Center, South East University, Nanjing, China","[National ASIC Systems Engineering Technology Research Center, Southeast University, Nanjing, China]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National ASIC System Engineering Technology Research Center, South East University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]},{"raw_affiliation_string":"[National ASIC Systems Engineering Technology Research Center, Southeast University, Nanjing, China]","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100437706","display_name":"Meng Zhang","orcid":"https://orcid.org/0000-0001-9868-6431"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Meng Zhang","raw_affiliation_strings":["National ASIC System Engineering Technology Research Center, South East University, Nanjing, China","[National ASIC Systems Engineering Technology Research Center, Southeast University, Nanjing, China]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National ASIC System Engineering Technology Research Center, South East University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]},{"raw_affiliation_string":"[National ASIC Systems Engineering Technology Research Center, Southeast University, Nanjing, China]","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101499715","display_name":"Longxing Shi","orcid":"https://orcid.org/0000-0002-0629-7154"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Longxing Shi","raw_affiliation_strings":["National ASIC System Engineering Technology Research Center, South East University, Nanjing, China","[National ASIC Systems Engineering Technology Research Center, Southeast University, Nanjing, China]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National ASIC System Engineering Technology Research Center, South East University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]},{"raw_affiliation_string":"[National ASIC Systems Engineering Technology Research Center, Southeast University, Nanjing, China]","institution_ids":["https://openalex.org/I76569877"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.8921,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.86381174,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"20","issue":"4","first_page":"760","last_page":"764"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.6891564726829529},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.6112260222434998},{"id":"https://openalex.org/keywords/signal-edge","display_name":"Signal edge","score":0.5851708054542542},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5492737293243408},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5371324419975281},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5316880941390991},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5276832580566406},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5221847891807556},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.48876214027404785},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.4792737662792206},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.41790491342544556},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4155203700065613},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3971152603626251},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3852088749408722},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3458620011806488},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26981836557388306},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.08625364303588867}],"concepts":[{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.6891564726829529},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.6112260222434998},{"id":"https://openalex.org/C117525741","wikidata":"https://www.wikidata.org/wiki/Q775654","display_name":"Signal edge","level":4,"score":0.5851708054542542},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5492737293243408},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5371324419975281},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5316880941390991},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5276832580566406},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5221847891807556},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.48876214027404785},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.4792737662792206},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.41790491342544556},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4155203700065613},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3971152603626251},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3852088749408722},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3458620011806488},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26981836557388306},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.08625364303588867},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2011.2111424","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2111424","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7799999713897705}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1925667094","https://openalex.org/W1992867111","https://openalex.org/W2015133328","https://openalex.org/W2070555782","https://openalex.org/W2082551147","https://openalex.org/W2101597431","https://openalex.org/W2133210053","https://openalex.org/W2141875245","https://openalex.org/W2540253924","https://openalex.org/W2545027617","https://openalex.org/W6681551923"],"related_works":["https://openalex.org/W3015599398","https://openalex.org/W2034656493","https://openalex.org/W2188730438","https://openalex.org/W2157230896","https://openalex.org/W2792778858","https://openalex.org/W2082591327","https://openalex.org/W2362904186","https://openalex.org/W4281385583","https://openalex.org/W2150435684","https://openalex.org/W1993588700"],"abstract_inverted_index":{"A":[0],"novel":[1],"all-digital":[2],"50%":[3],"duty":[4],"cycle":[5],"corrector":[6],"(DCC)":[7],"is":[8,81,103],"pro-":[9],"posed":[10],"in":[11,83],"this":[12],"paper.":[13],"The":[14,51,79,88,100],"DCC":[15],"features":[16],"include":[17],"a":[18,31,59,75],"delay":[19,28,61,76],"unit":[20],"based":[21],"on":[22],"precharge":[23],"logic":[24],"gates":[25],"with":[26,74],"low":[27],"time":[29],"and":[30,38,48],"robust":[32],"SR":[33],"latch":[34],"under":[35],"process":[36],"voltage":[37],"temperature":[39],"variations":[40],"for":[41],"final":[42],"edge":[43,53],"combination":[44],"over":[45],"wide":[46],"frequency":[47,92],"duty-cycle":[49],"ranges.":[50],"rising":[52],"of":[54],"the":[55,65],"output":[56],"clock":[57,91],"has":[58],"constant":[60],"when":[62],"comparing":[63],"to":[64,72,97],"input":[66,90],"clock,":[67],"which":[68],"makes":[69],"it":[70],"easy":[71],"cooperate":[73],"locked":[77],"loop.":[78],"circuit":[80],"fabricated":[82],"Chartered":[84],"0.18-\u03bcm":[85],"CMOS":[86],"process.":[87],"acceptable":[89],"ranges":[93],"from":[94],"400":[95,111],"MHz":[96],"2":[98],"GHz.":[99],"correcting":[101],"error":[102],"\u00b13.5%":[104],"at":[105,110],"1":[106],"GHz":[107],"or":[108],"\u00b11%":[109],"MHz.":[112]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}