{"id":"https://openalex.org/W2094621017","doi":"https://doi.org/10.1109/tvlsi.2011.2109404","title":"Analog Implementation of a Novel Resistive-Type Sigmoidal Neuron","display_name":"Analog Implementation of a Novel Resistive-Type Sigmoidal Neuron","publication_year":2011,"publication_date":"2011-02-22","ids":{"openalex":"https://openalex.org/W2094621017","doi":"https://doi.org/10.1109/tvlsi.2011.2109404","mag":"2094621017"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2011.2109404","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2109404","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020042387","display_name":"Golnar Khodabandehloo","orcid":null},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Golnar Khodabandehloo","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Windsor, Windsor, ONT, Canada","Dept. of Electr. & Comput. Eng, Univ. of Windsor, Windsor, ON, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Windsor, Windsor, ONT, Canada","institution_ids":["https://openalex.org/I74413500"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, Univ. of Windsor, Windsor, ON, Canada","institution_ids":["https://openalex.org/I74413500"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042170452","display_name":"Mitra Mirhassani","orcid":"https://orcid.org/0000-0001-8512-6427"},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Mitra Mirhassani","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Windsor, Windsor, ONT, Canada","Dept. of Electr. & Comput. Eng, Univ. of Windsor, Windsor, ON, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Windsor, Windsor, ONT, Canada","institution_ids":["https://openalex.org/I74413500"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, Univ. of Windsor, Windsor, ON, Canada","institution_ids":["https://openalex.org/I74413500"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5116239815","display_name":"Majid Ahmadi","orcid":"https://orcid.org/0009-0006-4046-2121"},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Majid Ahmadi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Windsor, Windsor, ONT, Canada","Dept. of Electr. & Comput. Eng, Univ. of Windsor, Windsor, ON, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Windsor, Windsor, ONT, Canada","institution_ids":["https://openalex.org/I74413500"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, Univ. of Windsor, Windsor, ON, Canada","institution_ids":["https://openalex.org/I74413500"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5020042387"],"corresponding_institution_ids":["https://openalex.org/I74413500"],"apc_list":null,"apc_paid":null,"fwci":1.941,"has_fulltext":false,"cited_by_count":101,"citation_normalized_percentile":{"value":0.85614028,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":100},"biblio":{"volume":"20","issue":"4","first_page":"750","last_page":"754"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sigmoid-function","display_name":"Sigmoid function","score":0.8442508578300476},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.7480788826942444},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.7018328309059143},{"id":"https://openalex.org/keywords/activation-function","display_name":"Activation function","score":0.6833127737045288},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6600600481033325},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5576404333114624},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.47961413860321045},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.39218202233314514},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3692789077758789},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.3046051859855652},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2673928737640381},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.19909608364105225},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1895383894443512}],"concepts":[{"id":"https://openalex.org/C81388566","wikidata":"https://www.wikidata.org/wiki/Q526668","display_name":"Sigmoid function","level":3,"score":0.8442508578300476},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.7480788826942444},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.7018328309059143},{"id":"https://openalex.org/C38365724","wikidata":"https://www.wikidata.org/wiki/Q4677469","display_name":"Activation function","level":3,"score":0.6833127737045288},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6600600481033325},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5576404333114624},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47961413860321045},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.39218202233314514},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3692789077758789},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3046051859855652},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2673928737640381},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.19909608364105225},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1895383894443512}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2011.2109404","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2109404","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.5199999809265137}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1509420632","https://openalex.org/W1887222302","https://openalex.org/W1945148627","https://openalex.org/W2023745373","https://openalex.org/W2026626437","https://openalex.org/W2054507989","https://openalex.org/W2067184091","https://openalex.org/W2071654592","https://openalex.org/W2099091750","https://openalex.org/W2101295542","https://openalex.org/W2108077305","https://openalex.org/W2109174029","https://openalex.org/W2112808321","https://openalex.org/W2118625767","https://openalex.org/W2121638644","https://openalex.org/W2121646790","https://openalex.org/W2132423763","https://openalex.org/W2140479193","https://openalex.org/W2141070932","https://openalex.org/W2142343760","https://openalex.org/W2149699057","https://openalex.org/W2156798906","https://openalex.org/W2170593953","https://openalex.org/W6630605592","https://openalex.org/W6640531976","https://openalex.org/W6684688136"],"related_works":["https://openalex.org/W4386261925","https://openalex.org/W2048420745","https://openalex.org/W2082944690","https://openalex.org/W2263373136","https://openalex.org/W1914349328","https://openalex.org/W2160067645","https://openalex.org/W2023334077","https://openalex.org/W2005494397","https://openalex.org/W2730314563","https://openalex.org/W2058541779"],"abstract_inverted_index":{"An":[0],"important":[1],"part":[2],"of":[3,7,14,24,73,98],"any":[4],"hardware":[5],"implementation":[6,97],"artificial":[8],"neural":[9],"networks":[10],"(ANNs)":[11],"is":[12,34,80],"realization":[13],"the":[15,21,38,42,47,65,74],"activation":[16,43],"function":[17,40],"which":[18],"serves":[19],"as":[20,41],"output":[22],"stage":[23],"each":[25],"layer.":[26],"In":[27],"this":[28],"work,":[29],"a":[30],"new":[31],"NMOS/PMOS":[32],"design":[33],"proposed":[35,48,66,90],"for":[36],"realizing":[37],"sigmoid":[39,75],"function.":[44,76],"Transistors":[45],"in":[46,59,85,96],"neuron":[49,67,78,91],"are":[50],"biased":[51],"using":[52],"only":[53],"one":[54],"biasing":[55],"voltage.":[56],"By":[57],"operating":[58],"both":[60,99],"triode":[61],"and":[62,82,101],"saturation":[63],"regions,":[64],"can":[68,92],"provide":[69],"an":[70],"accurate":[71],"approximation":[72],"The":[77,89],"circuit":[79],"designed":[81],"laid":[83],"out":[84],"90-nm":[86],"CMOS":[87],"technology.":[88],"be":[93],"potentially":[94],"used":[95],"analog":[100],"hybrid":[102],"ANNs.":[103]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":14},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":7},{"year":2021,"cited_by_count":10},{"year":2020,"cited_by_count":12},{"year":2019,"cited_by_count":16},{"year":2018,"cited_by_count":9},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}