{"id":"https://openalex.org/W2090324313","doi":"https://doi.org/10.1109/tvlsi.2011.2107533","title":"VLSI Design of an SVM Learning Core on Sequential Minimal Optimization Algorithm","display_name":"VLSI Design of an SVM Learning Core on Sequential Minimal Optimization Algorithm","publication_year":2011,"publication_date":"2011-02-18","ids":{"openalex":"https://openalex.org/W2090324313","doi":"https://doi.org/10.1109/tvlsi.2011.2107533","mag":"2090324313"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2011.2107533","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2107533","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017800511","display_name":"Ta-Wen Kuan","orcid":"https://orcid.org/0000-0002-0789-3716"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ta-Wen Kuan","raw_affiliation_strings":["Department Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","Dept. Electr. Eng., Nat. Cheng Kung Univ., Tainan, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"Dept. Electr. Eng., Nat. Cheng Kung Univ., Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088136847","display_name":"Jhing-Fa Wang","orcid":"https://orcid.org/0009-0000-2816-2480"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]},{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jhing-Fa Wang","raw_affiliation_strings":["Department Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","Department of Computer Science and Information Engineering, National Central University, Jhongli, Taiwan","Dept. Electr. Eng., Nat. Cheng Kung Univ., Tainan, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"Department of Computer Science and Information Engineering, National Central University, Jhongli, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"Dept. Electr. Eng., Nat. Cheng Kung Univ., Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029325015","display_name":"Jia\u2010Ching Wang","orcid":"https://orcid.org/0000-0003-0024-6732"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]},{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jia-Ching Wang","raw_affiliation_strings":["Department Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","Department of Computer Science and Information Engineering, National Central University, Jhongli, Taiwan","[Department of Computer Science and information Engineering, National Central University, Jhongli, Taiwan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department Electrical Engineering, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"Department of Computer Science and Information Engineering, National Central University, Jhongli, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"[Department of Computer Science and information Engineering, National Central University, Jhongli, Taiwan]","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111831974","display_name":"Po\u2010Chuan Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I1049131","display_name":"Tung Fang Design Institute","ror":"https://ror.org/05v5xnv04","country_code":"TW","type":"education","lineage":["https://openalex.org/I1049131"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Po-Chuan Lin","raw_affiliation_strings":["Multimedia and Embedded System Design Laboratory, Department of Electronics Engineering and Computer Science, Tung-Fang Institute of Technology, Kaohsiung, Taiwan","Dept. of Electron. Eng. & Comput. Sci., Tung-Fang Inst. of Technol., Kaohsiung, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Multimedia and Embedded System Design Laboratory, Department of Electronics Engineering and Computer Science, Tung-Fang Institute of Technology, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I1049131"]},{"raw_affiliation_string":"Dept. of Electron. Eng. & Comput. Sci., Tung-Fang Inst. of Technol., Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I1049131"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027724425","display_name":"Gaung-Hui Gu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Gaung-Hui Gu","raw_affiliation_strings":["Industrial Technology and Research Institute, Hsinchu, Taiwan","Ind. Technol. Res. Inst., Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Industrial Technology and Research Institute, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148468"]},{"raw_affiliation_string":"Ind. Technol. Res. Inst., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148468"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.4488,"has_fulltext":false,"cited_by_count":67,"citation_normalized_percentile":{"value":0.95527466,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"20","issue":"4","first_page":"673","last_page":"683"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10100","display_name":"Metaheuristic Optimization Algorithms Research","score":0.9919000267982483,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/support-vector-machine","display_name":"Support vector machine","score":0.6954087018966675},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6949663758277893},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6129870414733887},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5840647220611572},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5790115594863892},{"id":"https://openalex.org/keywords/sequential-minimal-optimization","display_name":"Sequential minimal optimization","score":0.4536215662956238},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.45199185609817505},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4308733642101288},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38625645637512207},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36407381296157837},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36194908618927},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.36017119884490967}],"concepts":[{"id":"https://openalex.org/C12267149","wikidata":"https://www.wikidata.org/wiki/Q282453","display_name":"Support vector machine","level":2,"score":0.6954087018966675},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6949663758277893},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6129870414733887},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5840647220611572},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5790115594863892},{"id":"https://openalex.org/C10719679","wikidata":"https://www.wikidata.org/wiki/Q2679145","display_name":"Sequential minimal optimization","level":3,"score":0.4536215662956238},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.45199185609817505},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4308733642101288},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38625645637512207},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36407381296157837},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36194908618927},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.36017119884490967},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2011.2107533","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2107533","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":42,"referenced_works":["https://openalex.org/W1506806321","https://openalex.org/W1512098439","https://openalex.org/W1552057631","https://openalex.org/W1576520375","https://openalex.org/W1578856370","https://openalex.org/W1601795611","https://openalex.org/W1604938182","https://openalex.org/W1663973292","https://openalex.org/W1966681180","https://openalex.org/W2002123483","https://openalex.org/W2021967310","https://openalex.org/W2031601132","https://openalex.org/W2035371449","https://openalex.org/W2050336256","https://openalex.org/W2055074140","https://openalex.org/W2094652073","https://openalex.org/W2098368939","https://openalex.org/W2100605071","https://openalex.org/W2102870347","https://openalex.org/W2104226279","https://openalex.org/W2105038653","https://openalex.org/W2106286402","https://openalex.org/W2107611395","https://openalex.org/W2108995755","https://openalex.org/W2109238007","https://openalex.org/W2110899801","https://openalex.org/W2113844397","https://openalex.org/W2114269623","https://openalex.org/W2137346077","https://openalex.org/W2139634554","https://openalex.org/W2140848350","https://openalex.org/W2141057577","https://openalex.org/W2146715324","https://openalex.org/W2151040995","https://openalex.org/W2155867588","https://openalex.org/W2159350554","https://openalex.org/W2163584947","https://openalex.org/W2164641162","https://openalex.org/W2166803987","https://openalex.org/W2492794003","https://openalex.org/W2787523326","https://openalex.org/W6677140251"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W4283025278","https://openalex.org/W4200391368","https://openalex.org/W2082432309","https://openalex.org/W817174743","https://openalex.org/W2210979487","https://openalex.org/W4254559750","https://openalex.org/W2998315020","https://openalex.org/W2074043759","https://openalex.org/W2098218272"],"abstract_inverted_index":{"The":[0,52],"sequential":[1,29],"minimal":[2,30],"optimization":[3],"(SMO)":[4],"algorithm":[5],"has":[6],"been":[7],"extensively":[8],"employed":[9],"to":[10,60],"train":[11],"the":[12,70],"support":[13],"vector":[14],"machine":[15],"(SVM).":[16],"This":[17,32],"work":[18],"presents":[19],"an":[20,37,45],"efficient":[21],"application":[22],"specific":[23],"integrated":[24],"circuit":[25],"chip":[26,33,55],"design":[27],"for":[28,42],"optimization.":[31],"is":[34],"implemented":[35],"as":[36],"intellectual":[38],"property":[39],"core,":[40],"suitable":[41],"use":[43],"in":[44],"SVM-based":[46],"recognition":[47],"system":[48,67],"on":[49,69],"a":[50,65,75],"chip.":[51],"proposed":[53],"SMO":[54],"was":[56],"tested":[57],"and":[58],"found":[59],"be":[61],"fully":[62],"functional,":[63],"using":[64],"prototype":[66],"based":[68],"Altera":[71],"DE2":[72],"board":[73],"with":[74],"Cyclone":[76],"II":[77],"2C70":[78],"field-programmable":[79],"gate":[80],"array.":[81]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":8},{"year":2019,"cited_by_count":8},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":8},{"year":2015,"cited_by_count":7},{"year":2014,"cited_by_count":11},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}