{"id":"https://openalex.org/W1997689645","doi":"https://doi.org/10.1109/tvlsi.2011.2106170","title":"A 15 MHz to 600 MHz, 20 mW, 0.38 mm$^{2}$ Split-Control, Fast Coarse Locking Digital DLL in 0.13 $\\mu$m CMOS","display_name":"A 15 MHz to 600 MHz, 20 mW, 0.38 mm$^{2}$ Split-Control, Fast Coarse Locking Digital DLL in 0.13 $\\mu$m CMOS","publication_year":2011,"publication_date":"2011-01-31","ids":{"openalex":"https://openalex.org/W1997689645","doi":"https://doi.org/10.1109/tvlsi.2011.2106170","mag":"1997689645"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2011.2106170","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2106170","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000928317","display_name":"Sebasti\u00e1n Hoyos","orcid":"https://orcid.org/0000-0002-2691-3700"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Sebastian Hoyos","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Texas AM University, College Station, TX, USA","Dept. of Electr. & Comput. Eng., Texas AM Univ., College Station, TX, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Texas AM University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Texas AM Univ., College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110477152","display_name":"Cheongyuen W. Tsang","orcid":null},"institutions":[{"id":"https://openalex.org/I138285227","display_name":"Agilent Technologies (United States)","ror":"https://ror.org/02tryst02","country_code":"US","type":"company","lineage":["https://openalex.org/I138285227"]},{"id":"https://openalex.org/I4210129668","display_name":"Agilent Technologies (Germany)","ror":"https://ror.org/0355p2e87","country_code":"DE","type":"company","lineage":["https://openalex.org/I138285227","https://openalex.org/I4210129668"]}],"countries":["DE","US"],"is_corresponding":false,"raw_author_name":"Cheongyuen W. Tsang","raw_affiliation_strings":["Agilent Technologies Inc","Agilent Technol., Inc., Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Agilent Technologies Inc","institution_ids":["https://openalex.org/I4210129668"]},{"raw_affiliation_string":"Agilent Technol., Inc., Santa Clara, CA, USA","institution_ids":["https://openalex.org/I138285227"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031002663","display_name":"Johan Vanderhaegen","orcid":null},"institutions":[{"id":"https://openalex.org/I889804353","display_name":"Robert Bosch (Germany)","ror":"https://ror.org/01fe0jt45","country_code":"DE","type":"company","lineage":["https://openalex.org/I889804353"]},{"id":"https://openalex.org/I4210156055","display_name":"Robert Bosch (Netherlands)","ror":"https://ror.org/057aydj06","country_code":"NL","type":"company","lineage":["https://openalex.org/I4210156055","https://openalex.org/I889804353"]}],"countries":["DE","NL"],"is_corresponding":false,"raw_author_name":"Johan Vanderhaegen","raw_affiliation_strings":["Robert Bosch Corporation","Robert Bosch Corp., Palo Alto, CA, USA"],"affiliations":[{"raw_affiliation_string":"Robert Bosch Corporation","institution_ids":["https://openalex.org/I4210156055"]},{"raw_affiliation_string":"Robert Bosch Corp., Palo Alto, CA, USA","institution_ids":["https://openalex.org/I889804353"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047697146","display_name":"Yun Chiu","orcid":"https://orcid.org/0000-0001-5239-4417"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yun Chiu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Texas at Dallas, USA","[Dept. of Electr. & Comput. Eng, Univ. of Texas at Dallas, Richardson, TX, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas at Dallas, USA","institution_ids":["https://openalex.org/I162577319"]},{"raw_affiliation_string":"[Dept. of Electr. & Comput. Eng, Univ. of Texas at Dallas, Richardson, TX, USA]","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014911364","display_name":"Yasutoshi Aibara","orcid":null},"institutions":[{"id":"https://openalex.org/I75636454","display_name":"Renesas Electronics (United States)","ror":"https://ror.org/014775w70","country_code":"US","type":"company","lineage":["https://openalex.org/I4210153176","https://openalex.org/I75636454"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yasutoshi Aibara","raw_affiliation_strings":["Renesas Technology Corporation","[Renesas Technology Corporation, Itami, Japan]"],"affiliations":[{"raw_affiliation_string":"Renesas Technology Corporation","institution_ids":["https://openalex.org/I75636454"]},{"raw_affiliation_string":"[Renesas Technology Corporation, Itami, Japan]","institution_ids":["https://openalex.org/I75636454"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014636514","display_name":"H. Khorramabadi","orcid":null},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Haideh Khorramabadi","raw_affiliation_strings":["Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, USA","Dept. of Electr. Eng. & Comput. Sci., Univ. of California at Berkeley, Berkeley, CA, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"Dept. of Electr. Eng. & Comput. Sci., Univ. of California at Berkeley, Berkeley, CA, USA#TAB#","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5041784384","display_name":"Borivoje Nikoli\u0107","orcid":"https://orcid.org/0000-0003-2324-1715"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Borivoje Nikolic","raw_affiliation_strings":["Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, USA","Dept. of Electr. Eng. & Comput. Sci., Univ. of California at Berkeley, Berkeley, CA, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"Dept. of Electr. Eng. & Comput. Sci., Univ. of California at Berkeley, Berkeley, CA, USA#TAB#","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5000928317"],"corresponding_institution_ids":["https://openalex.org/I91045830"],"apc_list":null,"apc_paid":null,"fwci":0.7949,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.74644302,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"20","issue":"3","first_page":"564","last_page":"568"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8796893358230591},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6761853098869324},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5267866253852844},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.5199624300003052},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.50545334815979},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4881006181240082},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.4370037615299225},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4259577989578247},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.40511706471443176},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34616973996162415},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3364860415458679},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3152974843978882},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16306567192077637},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.06993299722671509}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8796893358230591},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6761853098869324},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5267866253852844},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.5199624300003052},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.50545334815979},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4881006181240082},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.4370037615299225},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4259577989578247},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.40511706471443176},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34616973996162415},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3364860415458679},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3152974843978882},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16306567192077637},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.06993299722671509},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2011.2106170","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2106170","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7799999713897705,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2034433036","https://openalex.org/W2111053525","https://openalex.org/W2151516060","https://openalex.org/W2158028499"],"related_works":["https://openalex.org/W2139484866","https://openalex.org/W2353997301","https://openalex.org/W2354050524","https://openalex.org/W1502047864","https://openalex.org/W2083878249","https://openalex.org/W2898479400","https://openalex.org/W2401743820","https://openalex.org/W3177439118","https://openalex.org/W2735947162","https://openalex.org/W2976219355"],"abstract_inverted_index":{"A":[0,41],"digital":[1,43],"delay-locked":[2],"loop":[3,45,63],"(DLL)":[4],"suitable":[5],"for":[6],"generation":[7],"of":[8,37],"multiphase":[9],"clocks":[10],"in":[11,22,54,99,114],"applications":[12],"such":[13],"as":[14],"time-interleaved":[15],"and":[16,73,77,89,106],"pipelined":[17],"analog-to-digital":[18],"converters":[19],"(ADCs)":[20],"locks":[21],"a":[23,48,60,108],"very":[24],"wide":[25],"(40\u00d7)":[26],"frequency":[27,87],"range.":[28],"The":[29,81,101],"DLL":[30,102],"provides":[31],"12":[32],"uniformly":[33],"delayed":[34],"phases,":[35],"free":[36],"false":[38,82],"harmonic":[39,83],"locking.":[40],"two-stage":[42],"split-control":[44],"is":[46,52],"implemented:":[47],"fast-locking":[49],"coarse":[50],"acquisition":[51],"achieved":[53],"four":[55],"cycles":[56],"using":[57],"binary":[58],"search;":[59],"fine":[61],"linear":[62],"achieves":[64],"low":[65],"jitter":[66,91],"(9":[67],"ps":[68],"rms":[69],"@":[70],"600":[71],"MHz)":[72],"tracks":[74],"process,":[75],"voltage,":[76],"temperature":[78],"(PVT)":[79],"variations.":[80],"locking":[84],"detector,":[85],"the":[86,90],"range":[88],"performance":[92],"among":[93],"other":[94],"design":[95],"considerations":[96],"are":[97],"analyzed":[98],"detail.":[100],"consumes":[103],"20":[104],"mW":[105],"occupies":[107],"470":[109],"\u03bcm":[110,113,116],"\u00d7":[111],"800":[112],"0.13":[115],"CMOS.":[117]},"counts_by_year":[{"year":2024,"cited_by_count":3},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}