{"id":"https://openalex.org/W2016676466","doi":"https://doi.org/10.1109/tvlsi.2011.2106169","title":"Test Pattern Generation for Multiple Aggressor Crosstalk Effects Considering Gate Leakage Loading in Presence of Gate Delays","display_name":"Test Pattern Generation for Multiple Aggressor Crosstalk Effects Considering Gate Leakage Loading in Presence of Gate Delays","publication_year":2011,"publication_date":"2011-02-09","ids":{"openalex":"https://openalex.org/W2016676466","doi":"https://doi.org/10.1109/tvlsi.2011.2106169","mag":"2016676466"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2011.2106169","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2106169","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078334140","display_name":"Alodeep Sanyal","orcid":null},"institutions":[{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]},{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["CH","US"],"is_corresponding":true,"raw_author_name":"Alodeep Sanyal","raw_affiliation_strings":["Test Automation Products Research Division, Synopsys, Inc., Mountain View, CA, USA","Test Autom. Products Res. Div., Synopsys Inc., Mountain View, CA, USA"],"affiliations":[{"raw_affiliation_string":"Test Automation Products Research Division, Synopsys, Inc., Mountain View, CA, USA","institution_ids":["https://openalex.org/I4210088951"]},{"raw_affiliation_string":"Test Autom. Products Res. Div., Synopsys Inc., Mountain View, CA, USA","institution_ids":["https://openalex.org/I1335490905"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083336045","display_name":"Kunal Ganeshpure","orcid":null},"institutions":[{"id":"https://openalex.org/I24603500","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521","country_code":"US","type":"education","lineage":["https://openalex.org/I24603500"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kunal Ganeshpure","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Massachusetts, Amherst, MA, USA","Electr. & Comput. Eng. Dept., Univ. of Massachusetts, Amherst, MA, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Massachusetts, Amherst, MA, USA","institution_ids":["https://openalex.org/I24603500"]},{"raw_affiliation_string":"Electr. & Comput. Eng. Dept., Univ. of Massachusetts, Amherst, MA, USA","institution_ids":["https://openalex.org/I24603500"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054064879","display_name":"Sandip Kundu","orcid":"https://orcid.org/0000-0001-8221-3824"},"institutions":[{"id":"https://openalex.org/I24603500","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521","country_code":"US","type":"education","lineage":["https://openalex.org/I24603500"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sandip Kundu","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Massachusetts, Amherst, MA, USA","Electr. & Comput. Eng. Dept., Univ. of Massachusetts, Amherst, MA, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Massachusetts, Amherst, MA, USA","institution_ids":["https://openalex.org/I24603500"]},{"raw_affiliation_string":"Electr. & Comput. Eng. Dept., Univ. of Massachusetts, Amherst, MA, USA","institution_ids":["https://openalex.org/I24603500"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5078334140"],"corresponding_institution_ids":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"],"apc_list":null,"apc_paid":null,"fwci":0.94592962,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.78911962,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"20","issue":"3","first_page":"424","last_page":"436"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.6537948846817017},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5824708342552185},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.581142008304596},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5367392897605896},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.4904427230358124},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.48894062638282776},{"id":"https://openalex.org/keywords/ground-bounce","display_name":"Ground bounce","score":0.4726872742176056},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4652251899242401},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4475845694541931},{"id":"https://openalex.org/keywords/capacitive-sensing","display_name":"Capacitive sensing","score":0.43999171257019043},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4296768307685852},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.41612663865089417},{"id":"https://openalex.org/keywords/gate-oxide","display_name":"Gate oxide","score":0.3493855595588684},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2962220311164856},{"id":"https://openalex.org/keywords/printed-circuit-board","display_name":"Printed circuit board","score":0.13288256525993347}],"concepts":[{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.6537948846817017},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5824708342552185},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.581142008304596},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5367392897605896},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.4904427230358124},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.48894062638282776},{"id":"https://openalex.org/C179053373","wikidata":"https://www.wikidata.org/wiki/Q1547690","display_name":"Ground bounce","level":5,"score":0.4726872742176056},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4652251899242401},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4475845694541931},{"id":"https://openalex.org/C206755178","wikidata":"https://www.wikidata.org/wiki/Q1131271","display_name":"Capacitive sensing","level":2,"score":0.43999171257019043},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4296768307685852},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.41612663865089417},{"id":"https://openalex.org/C2361726","wikidata":"https://www.wikidata.org/wiki/Q5527031","display_name":"Gate oxide","level":4,"score":0.3493855595588684},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2962220311164856},{"id":"https://openalex.org/C120793396","wikidata":"https://www.wikidata.org/wiki/Q173350","display_name":"Printed circuit board","level":2,"score":0.13288256525993347},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2011.2106169","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2106169","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6100000143051147,"display_name":"Peace, Justice and strong institutions","id":"https://metadata.un.org/sdg/16"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":59,"referenced_works":["https://openalex.org/W26476376","https://openalex.org/W1488887879","https://openalex.org/W1533929464","https://openalex.org/W1858767651","https://openalex.org/W1875529755","https://openalex.org/W1930731203","https://openalex.org/W1969798254","https://openalex.org/W2011039300","https://openalex.org/W2013221816","https://openalex.org/W2032508248","https://openalex.org/W2068674204","https://openalex.org/W2082523846","https://openalex.org/W2096855588","https://openalex.org/W2097811636","https://openalex.org/W2098706146","https://openalex.org/W2100783269","https://openalex.org/W2104636740","https://openalex.org/W2108368155","https://openalex.org/W2111880608","https://openalex.org/W2115834537","https://openalex.org/W2119130057","https://openalex.org/W2119153688","https://openalex.org/W2121029664","https://openalex.org/W2121626067","https://openalex.org/W2121672421","https://openalex.org/W2125858563","https://openalex.org/W2130670097","https://openalex.org/W2133224839","https://openalex.org/W2135909609","https://openalex.org/W2136728320","https://openalex.org/W2142868932","https://openalex.org/W2144119405","https://openalex.org/W2144573344","https://openalex.org/W2152724929","https://openalex.org/W2153741073","https://openalex.org/W2160444875","https://openalex.org/W2163586482","https://openalex.org/W2164152101","https://openalex.org/W2164875860","https://openalex.org/W2546351422","https://openalex.org/W2549082795","https://openalex.org/W3147005706","https://openalex.org/W4232680249","https://openalex.org/W4233721085","https://openalex.org/W4236812302","https://openalex.org/W4237116014","https://openalex.org/W4238696474","https://openalex.org/W4239082490","https://openalex.org/W4243164749","https://openalex.org/W4247972904","https://openalex.org/W4248271340","https://openalex.org/W4249100129","https://openalex.org/W4253421865","https://openalex.org/W6601080698","https://openalex.org/W6629113136","https://openalex.org/W6631995912","https://openalex.org/W6640360771","https://openalex.org/W6643398797","https://openalex.org/W6682469502"],"related_works":["https://openalex.org/W2128725285","https://openalex.org/W2147709302","https://openalex.org/W79426514","https://openalex.org/W2146556848","https://openalex.org/W2050038301","https://openalex.org/W1981461903","https://openalex.org/W4386105410","https://openalex.org/W2100265882","https://openalex.org/W2071499349","https://openalex.org/W1963745701"],"abstract_inverted_index":{"Decreasing":[0],"process":[1],"geometries":[2],"and":[3,38,129],"increasing":[4],"operating":[5],"frequencies":[6],"have":[7,42,150],"made":[8],"VLSI":[9],"circuits":[10,146],"more":[11,67,74],"susceptible":[12],"to":[13,41,115,138,149,167],"signal":[14,22,174,193],"integrity":[15,175,194],"related":[16],"failures.":[17],"Capacitive":[18],"crosstalk":[19,88,128],"on":[20],"long":[21,30],"nets":[23],"is":[24,32,72],"of":[25,127,159,171],"particular":[26],"concern.":[27],"A":[28],"typical":[29],"net":[31,125],"capacitively":[33],"coupled":[34],"with":[35,133],"multiple":[36,43],"aggressors":[37],"also":[39],"tend":[40],"fan-outs.":[44,97],"Gate":[45],"leakage":[46,94],"current":[47],"that":[48],"originates":[49],"in":[50,54,60,77,131],"fan-out":[51],"receivers,":[52],"terminates":[53],"the":[55,117,135,157],"driver":[56,61],"causing":[57],"a":[58,122,160,165],"shift":[59],"output":[62],"voltage.":[63],"This":[64],"effect":[65,137],"becomes":[66],"prominent":[68],"as":[69,90,92,162,164,190,192],"gate":[70,93,152],"oxide":[71],"scaled":[73],"aggressively.":[75],"Thus,":[76],"nano-scale":[78],"CMOS":[79],"circuits,":[80],"noise":[81,89,120,172],"margin":[82],"gets":[83],"eroded":[84],"by":[85,180],"both":[86,156,169,186],"aggressor":[87],"well":[91,163,191],"loading":[95,130],"from":[96],"In":[98],"this":[99,181],"paper,":[100],"we":[101],"present":[102],"an":[103,139],"automatic":[104],"test":[105,188],"pattern":[106],"generation":[107],"solution":[108,161],"which":[109],"uses":[110],"0-1":[111],"integer":[112],"linear":[113],"programming":[114],"maximize":[116],"cumulative":[118],"voltage":[119],"at":[121],"given":[123],"victim":[124],"because":[126],"conjunction":[132],"propagating":[134],"fault":[136],"observation":[140],"point.":[141],"The":[142],"target":[143],"ISCAS":[144],"benchmark":[145],"are":[147,183],"assumed":[148],"unit":[151],"delays.":[153],"Results":[154],"demonstrate":[155],"viability":[158],"need":[166],"consider":[168],"sources":[170],"for":[173,185],"analysis.":[176],"Pattern":[177],"pairs":[178],"generated":[179],"technique":[182],"useful":[184],"manufacturing":[187],"application":[189],"verification.":[195]},"counts_by_year":[{"year":2016,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}