{"id":"https://openalex.org/W2003730986","doi":"https://doi.org/10.1109/tvlsi.2011.2105513","title":"Stack Aware Threshold Voltage Assignment in 3-D Multicore Designs","display_name":"Stack Aware Threshold Voltage Assignment in 3-D Multicore Designs","publication_year":2011,"publication_date":"2011-02-03","ids":{"openalex":"https://openalex.org/W2003730986","doi":"https://doi.org/10.1109/tvlsi.2011.2105513","mag":"2003730986"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2011.2105513","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2105513","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101594477","display_name":"Koushik Chakraborty","orcid":"https://orcid.org/0000-0003-0228-2737"},"institutions":[{"id":"https://openalex.org/I121980950","display_name":"Utah State University","ror":"https://ror.org/00h6set76","country_code":"US","type":"education","lineage":["https://openalex.org/I121980950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Koushik Chakraborty","raw_affiliation_strings":["Electrical and Computer Engineering Department, Utah State University, Logan, UT, USA","Electr. & Comput. Eng. Dept., Utah State Univ., Logan, UT, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Utah State University, Logan, UT, USA","institution_ids":["https://openalex.org/I121980950"]},{"raw_affiliation_string":"Electr. & Comput. Eng. Dept., Utah State Univ., Logan, UT, USA","institution_ids":["https://openalex.org/I121980950"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068885938","display_name":"Sanghamitra Roy","orcid":"https://orcid.org/0000-0002-3927-1612"},"institutions":[{"id":"https://openalex.org/I121980950","display_name":"Utah State University","ror":"https://ror.org/00h6set76","country_code":"US","type":"education","lineage":["https://openalex.org/I121980950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sanghamitra Roy","raw_affiliation_strings":["Electrical and Computer Engineering Department, Utah State University, Logan, UT, USA","Electr. & Comput. Eng. Dept., Utah State Univ., Logan, UT, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Utah State University, Logan, UT, USA","institution_ids":["https://openalex.org/I121980950"]},{"raw_affiliation_string":"Electr. & Comput. Eng. Dept., Utah State Univ., Logan, UT, USA","institution_ids":["https://openalex.org/I121980950"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8109,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.75267209,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"20","issue":"3","first_page":"512","last_page":"522"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.7440379858016968},{"id":"https://openalex.org/keywords/stack","display_name":"Stack (abstract data type)","score":0.7085362672805786},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.618924617767334},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.46597859263420105},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.4549405872821808},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.44106563925743103},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4323676526546478},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3582300543785095},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3223736882209778},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2399323582649231},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1868482232093811},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16318833827972412},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.12230274081230164}],"concepts":[{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.7440379858016968},{"id":"https://openalex.org/C9395851","wikidata":"https://www.wikidata.org/wiki/Q177929","display_name":"Stack (abstract data type)","level":2,"score":0.7085362672805786},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.618924617767334},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.46597859263420105},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.4549405872821808},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.44106563925743103},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4323676526546478},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3582300543785095},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3223736882209778},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2399323582649231},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1868482232093811},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16318833827972412},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.12230274081230164}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2011.2105513","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2105513","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:digitalcommons.usu.edu:ece_facpub-1293","is_oa":false,"landing_page_url":"https://digitalcommons.usu.edu/ece_facpub/289","pdf_url":null,"source":{"id":"https://openalex.org/S4377196327","display_name":"Digital Commons - USU (Utah State University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I121980950","host_organization_name":"Utah State University","host_organization_lineage":["https://openalex.org/I121980950"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Electrical and Computer Engineering Faculty Publications","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":44,"referenced_works":["https://openalex.org/W1567298338","https://openalex.org/W1581311986","https://openalex.org/W1994620586","https://openalex.org/W1996086722","https://openalex.org/W2025417384","https://openalex.org/W2026078757","https://openalex.org/W2051846227","https://openalex.org/W2069345435","https://openalex.org/W2086582762","https://openalex.org/W2095942479","https://openalex.org/W2101846378","https://openalex.org/W2102694790","https://openalex.org/W2102727118","https://openalex.org/W2106778083","https://openalex.org/W2107493680","https://openalex.org/W2114127992","https://openalex.org/W2115946118","https://openalex.org/W2116179290","https://openalex.org/W2120635877","https://openalex.org/W2123957282","https://openalex.org/W2131862714","https://openalex.org/W2133044942","https://openalex.org/W2145547293","https://openalex.org/W2147793571","https://openalex.org/W2148292324","https://openalex.org/W2148448340","https://openalex.org/W2152165066","https://openalex.org/W2153726235","https://openalex.org/W2162803032","https://openalex.org/W2189125111","https://openalex.org/W3139990069","https://openalex.org/W3140903683","https://openalex.org/W3141799332","https://openalex.org/W3148862943","https://openalex.org/W4212907107","https://openalex.org/W4238218289","https://openalex.org/W4241101913","https://openalex.org/W4247152304","https://openalex.org/W4252509993","https://openalex.org/W4253029824","https://openalex.org/W6670984688","https://openalex.org/W6678500050","https://openalex.org/W6681706416","https://openalex.org/W6792941224"],"related_works":["https://openalex.org/W2380576232","https://openalex.org/W2937054111","https://openalex.org/W2066223521","https://openalex.org/W373327546","https://openalex.org/W2134640991","https://openalex.org/W3027318491","https://openalex.org/W1979789826","https://openalex.org/W1986774039","https://openalex.org/W3023876411","https://openalex.org/W123152114"],"abstract_inverted_index":{"Due":[0],"to":[1],"the":[2,31,40,62,92,98,140,143,176,180],"inherent":[3],"nature":[4],"of":[5,18,23,43,64,97,101,113,145,155,179],"heat":[6,32],"flow":[7],"in":[8,52,58,67,79,104,142,182,197],"3-D":[9,68,80,106,131,184,207],"integrated":[10],"circuits,":[11],"stacked":[12,208],"dies":[13,24],"exhibit":[14],"a":[15,84,102,105,110,117,130,183,201],"wide":[16],"range":[17],"thermal":[19],"characteristics.":[20],"The":[21],"temperature":[22,36,46],"progressively":[25],"increases":[26],"with":[27,39,190],"increasing":[28],"distance":[29],"from":[30],"sink.":[33],"This":[34],"heterogeneous":[35],"profile":[37],"coupled":[38],"strong":[41],"dependence":[42],"leakage":[44,146,158],"on":[45,175],"and":[47,152,160],"process":[48],"variation":[49,159],"plays":[50],"havoc":[51],"achieving":[53],"system":[54,204],"level":[55],"energy":[56,198],"efficiency":[57,199],"such":[59],"systems,":[60],"complicating":[61],"task":[63],"power":[65,76],"provisioning":[66,77],"multicores.":[69],"In":[70],"this":[71,75,114],"paper,":[72],"we":[73,135],"address":[74],"challenge":[78],"ICs":[81],"by":[82],"advocating":[83],"novel":[85],"stack":[86,118,166],"aware":[87,96,119,167],"microprocessor":[88],"design":[89],"paradigm,":[90],"where":[91,134],"circuit":[93],"designers":[94],"are":[95],"intended":[99],"placement":[100,178],"die":[103,181],"stack.":[107,185],"We":[108],"present":[109],"concrete":[111],"application":[112],"paradigm":[115],"through":[116],"threshold":[120],"voltage":[121],"(V":[122],"<sub":[123],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[124,162,171],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">t</sub>":[125],")":[126],"assignment":[127,173],"algorithm":[128,193],"for":[129,200],"multicore":[132,203],"system,":[133],"specifically":[136],"account":[137],"for:":[138],"1)":[139],"change":[141],"role":[144],"power;":[147],"2)":[148],"expected":[149],"operating":[150],"frequency;":[151],"3)":[153],"dependency":[154],"PV":[156],"induced":[157],"<i":[161,170],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">Vt</i>":[163,172],"levels.":[164],"Our":[165],"scheme":[168],"tunes":[169],"based":[174,188],"vertical":[177],"Detailed":[186],"simulation":[187],"experiments":[189],"our":[191],"proposed":[192],"show":[194],"4%-19%":[195],"improvement":[196],"typical":[202],"organized":[205],"as":[206],"dies.":[209]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}