{"id":"https://openalex.org/W2090213929","doi":"https://doi.org/10.1109/tvlsi.2011.2104982","title":"Flexible and Reconfigurable Mismatch-Tolerant Serial Clock Distribution Networks","display_name":"Flexible and Reconfigurable Mismatch-Tolerant Serial Clock Distribution Networks","publication_year":2011,"publication_date":"2011-01-28","ids":{"openalex":"https://openalex.org/W2090213929","doi":"https://doi.org/10.1109/tvlsi.2011.2104982","mag":"2090213929"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2011.2104982","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2104982","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103540806","display_name":"Atanu Chattopadhyay","orcid":null},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Atanu Chattopadhyay","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McGill University, Montreal, QUE, Canada","PMC-Sierra, Montreal, QUE, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McGill University, Montreal, QUE, Canada","institution_ids":["https://openalex.org/I5023651"]},{"raw_affiliation_string":"PMC-Sierra, Montreal, QUE, Canada","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062514163","display_name":"\u017deljko \u017dili\u0107","orcid":"https://orcid.org/0000-0002-6887-3911"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Zeljko Zilic","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McGill University, Montreal, QUE, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McGill University, Montreal, QUE, Canada","institution_ids":["https://openalex.org/I5023651"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5103540806"],"corresponding_institution_ids":["https://openalex.org/I5023651"],"apc_list":null,"apc_paid":null,"fwci":0.5299,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.7086393,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"20","issue":"3","first_page":"523","last_page":"536"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.8936058282852173},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.8734118938446045},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.8331012725830078},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.8109567165374756},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.8044102787971497},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.7574859857559204},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.7116007804870605},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.5944282412528992},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.5465048551559448},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.529240608215332},{"id":"https://openalex.org/keywords/clock-drift","display_name":"Clock drift","score":0.5200081467628479},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4747993052005768},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.407793253660202},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.39482104778289795},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.394530326128006},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35833024978637695},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3285048305988312},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.3223426342010498},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.11120933294296265},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.10662391781806946}],"concepts":[{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.8936058282852173},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.8734118938446045},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.8331012725830078},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.8109567165374756},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.8044102787971497},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.7574859857559204},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.7116007804870605},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.5944282412528992},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.5465048551559448},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.529240608215332},{"id":"https://openalex.org/C155837451","wikidata":"https://www.wikidata.org/wiki/Q1069144","display_name":"Clock drift","level":5,"score":0.5200081467628479},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4747993052005768},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.407793253660202},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.39482104778289795},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.394530326128006},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35833024978637695},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3285048305988312},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.3223426342010498},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.11120933294296265},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.10662391781806946}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2011.2104982","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2011.2104982","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.699999988079071,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320310709","display_name":"CMC Microsystems","ror":"https://ror.org/03k70ea39"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":76,"referenced_works":["https://openalex.org/W1490763633","https://openalex.org/W1511935823","https://openalex.org/W1531945471","https://openalex.org/W1533253004","https://openalex.org/W1565767837","https://openalex.org/W1585159644","https://openalex.org/W1662010573","https://openalex.org/W1754680448","https://openalex.org/W1862926453","https://openalex.org/W1866979339","https://openalex.org/W1933111433","https://openalex.org/W1958664792","https://openalex.org/W1966892366","https://openalex.org/W1985621142","https://openalex.org/W2028052815","https://openalex.org/W2030929491","https://openalex.org/W2032549010","https://openalex.org/W2069695849","https://openalex.org/W2079907178","https://openalex.org/W2095310213","https://openalex.org/W2097374231","https://openalex.org/W2097706495","https://openalex.org/W2100673061","https://openalex.org/W2103474245","https://openalex.org/W2103561789","https://openalex.org/W2107648305","https://openalex.org/W2110797528","https://openalex.org/W2111515250","https://openalex.org/W2113059357","https://openalex.org/W2113679062","https://openalex.org/W2114580425","https://openalex.org/W2117541676","https://openalex.org/W2117791259","https://openalex.org/W2120904883","https://openalex.org/W2124728547","https://openalex.org/W2126408719","https://openalex.org/W2130764181","https://openalex.org/W2131066290","https://openalex.org/W2132148829","https://openalex.org/W2135097932","https://openalex.org/W2137807823","https://openalex.org/W2139250338","https://openalex.org/W2140030028","https://openalex.org/W2140710212","https://openalex.org/W2140823559","https://openalex.org/W2142299728","https://openalex.org/W2142598547","https://openalex.org/W2143001803","https://openalex.org/W2145605788","https://openalex.org/W2150712358","https://openalex.org/W2151254834","https://openalex.org/W2152486274","https://openalex.org/W2155053017","https://openalex.org/W2156450987","https://openalex.org/W2156857157","https://openalex.org/W2157488385","https://openalex.org/W2157868920","https://openalex.org/W2161111327","https://openalex.org/W2162621524","https://openalex.org/W2162773063","https://openalex.org/W2164846254","https://openalex.org/W2166694777","https://openalex.org/W2167945639","https://openalex.org/W2169287990","https://openalex.org/W2169419068","https://openalex.org/W2173972090","https://openalex.org/W4230763194","https://openalex.org/W4232019485","https://openalex.org/W4243440484","https://openalex.org/W4243569087","https://openalex.org/W4244436417","https://openalex.org/W4256225965","https://openalex.org/W6634910176","https://openalex.org/W6677259040","https://openalex.org/W6679396465","https://openalex.org/W6683889922"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2617666058","https://openalex.org/W3006003651","https://openalex.org/W4247089581","https://openalex.org/W4200015704","https://openalex.org/W2246178160","https://openalex.org/W3048124756","https://openalex.org/W60672686","https://openalex.org/W2520965597"],"abstract_inverted_index":{"We":[0,40],"present":[1],"a":[2,14,24,57,137,194],"clock":[3,18,43,54,60,68,81,87,109,118,124,144,151,164,167,215],"distribution":[4],"network":[5,82,110,125,152,168],"that":[6,30,158],"emphasizes":[7],"flexibility":[8,171],"and":[9,21,37,96,111,115,177],"layout":[10],"independence.":[11],"It":[12],"suits":[13],"variety":[15],"of":[16,34,104,117,122,147,198,212],"applications,":[17],"domain":[19],"shapes":[20],"sizes":[22],"using":[23,46],"modular,":[25],"standard":[26],"cell-based":[27],"design":[28,188],"approach":[29],"mitigates":[31],"the":[32,42,72,102,108,123,143,187,209,213],"effect":[33],"intra-die":[35],"temperature":[36],"process":[38],"variances.":[39],"route":[41],"line":[44],"serially,":[45],"an":[47,148,154],"averaging":[48],"technique":[49],"to":[50,76,141,208],"eliminate":[51],"skew":[52,94,145],"between":[53],"regions":[55],"in":[56,92,107,186],"domain.":[58],"Routing":[59],"lines":[61],"serially":[62],"allows":[63,112],"optimal":[64],"wire":[65],"usage":[66],"for":[67,172,201],"networks":[69],"by":[70],"eliminating":[71],"redundant":[73],"wires":[74],"required":[75],"match":[77],"path":[78],"delays.":[79],"Our":[80,166,190],"provides":[83,169],"control":[84],"over":[85],"regional":[86,202],"skews,":[88],"can":[89,126],"be":[90,127],"used":[91],"beneficial":[93],"applications":[95],"facilitates":[97],"silicon-debug.":[98],"Serial":[99],"clocking":[100],"permits":[101],"use":[103],"routing":[105],"switches":[106],"post-silicon":[113],"resizing":[114],"reshaping":[116],"domains.":[119],"Defective":[120],"sections":[121],"bypassed,":[128],"providing":[129],"post":[130],"silicon":[131,191],"repair":[132],"capability.":[133],"The":[134],"system":[135],"uses":[136],"closed-loop":[138],"synchronization":[139],"phase":[140,157],"combine":[142],"reduction":[146],"actively":[149],"synchronized":[150],"with":[153],"open-loop":[155],"operating":[156,183],"minimizes":[159],"power":[160],"consumption":[161],"like":[162],"passive":[163],"networks.":[165],"significant":[170],"application-specific":[173],"integrated":[174],"circuit,":[175],"system-on-chip,":[176],"field-programmable":[178],"gate-array":[179],"designs,":[180],"exhibiting":[181],"good":[182],"characteristics":[184],"everywhere":[185],"envelope.":[189],"implementation":[192],"achieves":[193],"maximum":[195],"edge-to-edge":[196],"uncertainty":[197],"80":[199],"ps":[200],"clocks,":[203],"which":[204],"is":[205],"roughly":[206],"equal":[207],"cycle-to-cycle":[210],"jitter":[211],"on-chip":[214],"source.":[216]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":2},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}