{"id":"https://openalex.org/W2004965314","doi":"https://doi.org/10.1109/tvlsi.2010.2100834","title":"Ultralow-Voltage Process-Variation-Tolerant Schmitt-Trigger-Based SRAM Design","display_name":"Ultralow-Voltage Process-Variation-Tolerant Schmitt-Trigger-Based SRAM Design","publication_year":2011,"publication_date":"2011-01-31","ids":{"openalex":"https://openalex.org/W2004965314","doi":"https://doi.org/10.1109/tvlsi.2010.2100834","mag":"2004965314"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2010.2100834","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2100834","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003048953","display_name":"Jaydeep P. Kulkarni","orcid":"https://orcid.org/0000-0002-0258-6776"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jaydeep P. Kulkarni","raw_affiliation_strings":["Circuit Research Laboratory, Intel Corporation, Hillsboro, OR, USA","Circuit Res. Labs, Intel Corp., Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Circuit Research Laboratory, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuit Res. Labs, Intel Corp., Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031161187","display_name":"Kaushik Roy","orcid":"https://orcid.org/0009-0002-3375-2877"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kaushik Roy","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","Sch. of Electr. & Comput. engineering, Purdue Univ., West Lafayette, IN, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"Sch. of Electr. & Comput. engineering, Purdue Univ., West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5003048953"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":8.9152,"has_fulltext":false,"cited_by_count":214,"citation_normalized_percentile":{"value":0.98062949,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":98,"max":100},"biblio":{"volume":"20","issue":"2","first_page":"319","last_page":"332"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.9361240863800049},{"id":"https://openalex.org/keywords/schmitt-trigger","display_name":"Schmitt trigger","score":0.838360071182251},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.6939083933830261},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5947802066802979},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5944790840148926},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.53564453125},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5311943888664246},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.452814519405365},{"id":"https://openalex.org/keywords/point","display_name":"Point (geometry)","score":0.438493549823761},{"id":"https://openalex.org/keywords/stability","display_name":"Stability (learning theory)","score":0.4282745122909546},{"id":"https://openalex.org/keywords/margin","display_name":"Margin (machine learning)","score":0.41022318601608276},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4046303629875183},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.398732453584671},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3461529016494751},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3060486316680908},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22176533937454224},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08882924914360046}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.9361240863800049},{"id":"https://openalex.org/C90201813","wikidata":"https://www.wikidata.org/wiki/Q202957","display_name":"Schmitt trigger","level":3,"score":0.838360071182251},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.6939083933830261},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5947802066802979},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5944790840148926},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.53564453125},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5311943888664246},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.452814519405365},{"id":"https://openalex.org/C28719098","wikidata":"https://www.wikidata.org/wiki/Q44946","display_name":"Point (geometry)","level":2,"score":0.438493549823761},{"id":"https://openalex.org/C112972136","wikidata":"https://www.wikidata.org/wiki/Q7595718","display_name":"Stability (learning theory)","level":2,"score":0.4282745122909546},{"id":"https://openalex.org/C774472","wikidata":"https://www.wikidata.org/wiki/Q6760393","display_name":"Margin (machine learning)","level":2,"score":0.41022318601608276},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4046303629875183},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.398732453584671},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3461529016494751},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3060486316680908},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22176533937454224},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08882924914360046},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2010.2100834","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2100834","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.5899999737739563}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":52,"referenced_works":["https://openalex.org/W1496316476","https://openalex.org/W1543643719","https://openalex.org/W1591251167","https://openalex.org/W1753784006","https://openalex.org/W2001044025","https://openalex.org/W2002038549","https://openalex.org/W2002612140","https://openalex.org/W2003358164","https://openalex.org/W2016655135","https://openalex.org/W2017195664","https://openalex.org/W2025613532","https://openalex.org/W2031948068","https://openalex.org/W2058679903","https://openalex.org/W2067168777","https://openalex.org/W2067392247","https://openalex.org/W2081726842","https://openalex.org/W2088072859","https://openalex.org/W2106339466","https://openalex.org/W2107008988","https://openalex.org/W2109022584","https://openalex.org/W2109104675","https://openalex.org/W2113362353","https://openalex.org/W2119520935","https://openalex.org/W2122497527","https://openalex.org/W2123892915","https://openalex.org/W2128876494","https://openalex.org/W2130409180","https://openalex.org/W2131207106","https://openalex.org/W2131833150","https://openalex.org/W2132621842","https://openalex.org/W2135574113","https://openalex.org/W2136393784","https://openalex.org/W2141596871","https://openalex.org/W2151824694","https://openalex.org/W2154477062","https://openalex.org/W2155153274","https://openalex.org/W2157024459","https://openalex.org/W2160285928","https://openalex.org/W2164951898","https://openalex.org/W2168101540","https://openalex.org/W2168568538","https://openalex.org/W2397682474","https://openalex.org/W3103339143","https://openalex.org/W4238002809","https://openalex.org/W6650673243","https://openalex.org/W6650729477","https://openalex.org/W6654702436","https://openalex.org/W6675988367","https://openalex.org/W6676171248","https://openalex.org/W6680178178","https://openalex.org/W6683588402","https://openalex.org/W6684150898"],"related_works":["https://openalex.org/W2241423040","https://openalex.org/W2067168777","https://openalex.org/W2133555155","https://openalex.org/W2112776829","https://openalex.org/W3009503775","https://openalex.org/W2185746178","https://openalex.org/W3005829910","https://openalex.org/W2183474044","https://openalex.org/W2119312496","https://openalex.org/W2004965314"],"abstract_inverted_index":{"We":[0],"analyze":[1],"Schmitt-Trigger":[2],"(ST)-based":[3],"differential-sensing":[4],"static":[5,113],"random":[6],"access":[7],"memory":[8],"(SRAM)":[9],"bitcells":[10,17,55,78],"for":[11,68],"ultralow-voltage":[12],"operation.":[13],"The":[14,35,52],"ST-based":[15],"SRAM":[16],"address":[18],"the":[19,25,48,84,105,128],"fundamental":[20],"conflicting":[21],"design":[22],"requirement":[23],"of":[24,30,76],"read":[26,112],"versus":[27],"write":[28],"operation":[29,37],"a":[31,57,66],"conventional":[32],"6T":[33,50,130],"bitcell.":[34,51,131],"ST":[36,54],"gives":[38,109],"better":[39,44],"read-stability":[40],"as":[41,43],"well":[42],"write-ability":[45],"compared":[46,126],"to":[47,127],"standard":[49],"proposed":[53,106],"incorporate":[56],"built-in":[58],"feedback":[59],"mechanism,":[60],"achieving":[61],"process":[62],"variation":[63],"tolerance":[64],"-":[65],"must":[67],"future":[69],"nano-scaled":[70],"technology":[71,102],"nodes.":[72],"A":[73],"detailed":[74],"comparison":[75],"different":[77],"under":[79],"iso-area":[80,129],"condition":[81],"shows":[82],"that":[83,104],"ST-2":[85,107],"bitcell":[86,108],"can":[87],"operate":[88],"at":[89],"lower":[90,121],"supply":[91],"voltages.":[92],"Measurement":[93],"results":[94],"on":[95],"ten":[96],"test-chips":[97],"fabricated":[98],"in":[99],"130-nm":[100],"CMOS":[101],"show":[103],"1.6\u00d7":[110],"higher":[111,117],"noise":[114],"margin,":[115],"2\u00d7":[116],"write-trip-point":[118],"and":[119],"120-mV":[120],"read-V":[122],"<sub":[123],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[124],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">min</sub>":[125]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":12},{"year":2024,"cited_by_count":17},{"year":2023,"cited_by_count":18},{"year":2022,"cited_by_count":25},{"year":2021,"cited_by_count":23},{"year":2020,"cited_by_count":15},{"year":2019,"cited_by_count":11},{"year":2018,"cited_by_count":18},{"year":2017,"cited_by_count":12},{"year":2016,"cited_by_count":16},{"year":2015,"cited_by_count":12},{"year":2014,"cited_by_count":9},{"year":2013,"cited_by_count":14},{"year":2012,"cited_by_count":8}],"updated_date":"2026-04-09T08:11:56.329763","created_date":"2025-10-10T00:00:00"}