{"id":"https://openalex.org/W1966288395","doi":"https://doi.org/10.1109/tvlsi.2010.2098426","title":"Reconsidering High-Speed Design Criteria for Transmission-Gate-Based Master\u2013Slave Flip-Flops","display_name":"Reconsidering High-Speed Design Criteria for Transmission-Gate-Based Master\u2013Slave Flip-Flops","publication_year":2011,"publication_date":"2011-01-13","ids":{"openalex":"https://openalex.org/W1966288395","doi":"https://doi.org/10.1109/tvlsi.2010.2098426","mag":"1966288395"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2010.2098426","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2098426","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052270052","display_name":"Elio Consoli","orcid":null},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Elio Consoli","raw_affiliation_strings":["Dipartimento di Ingegneria Elettrica, Elettronicae dei Sistemi (DIEES), Universita Catania, Catania, Italy","Dipt. di Ing. Elettr., Elettron. e dei Sist. (DIEES), Univ. of Catania, Catania, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettrica, Elettronicae dei Sistemi (DIEES), Universita Catania, Catania, Italy","institution_ids":["https://openalex.org/I39063666"]},{"raw_affiliation_string":"Dipt. di Ing. Elettr., Elettron. e dei Sist. (DIEES), Univ. of Catania, Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044422028","display_name":"G. Palumbo","orcid":"https://orcid.org/0000-0002-8011-8660"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gaetano Palumbo","raw_affiliation_strings":["Dipartimento di Ingegneria Elettrica, Elettronicae dei Sistemi (DIEES), Universita Catania, Catania, Italy","Dipt. di Ing. Elettr., Elettron. e dei Sist. (DIEES), Univ. of Catania, Catania, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettrica, Elettronicae dei Sistemi (DIEES), Universita Catania, Catania, Italy","institution_ids":["https://openalex.org/I39063666"]},{"raw_affiliation_string":"Dipt. di Ing. Elettr., Elettron. e dei Sist. (DIEES), Univ. of Catania, Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109218049","display_name":"Melita Pennisi","orcid":null},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Melita Pennisi","raw_affiliation_strings":["Dipartimento di Ingegneria Elettrica, Elettronicae dei Sistemi (DIEES), Universita Catania, Catania, Italy","Dipt. di Ing. Elettr., Elettron. e dei Sist. (DIEES), Univ. of Catania, Catania, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettrica, Elettronicae dei Sistemi (DIEES), Universita Catania, Catania, Italy","institution_ids":["https://openalex.org/I39063666"]},{"raw_affiliation_string":"Dipt. di Ing. Elettr., Elettron. e dei Sist. (DIEES), Univ. of Catania, Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5052270052"],"corresponding_institution_ids":["https://openalex.org/I39063666"],"apc_list":null,"apc_paid":null,"fwci":1.0599,"has_fulltext":false,"cited_by_count":30,"citation_normalized_percentile":{"value":0.78360774,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"20","issue":"2","first_page":"284","last_page":"295"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.8333824872970581},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.8047899007797241},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6216804385185242},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5914135575294495},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.5603863596916199},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4997432231903076},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4946999251842499},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.4681183695793152},{"id":"https://openalex.org/keywords/master/slave","display_name":"Master/slave","score":0.45417070388793945},{"id":"https://openalex.org/keywords/transmission","display_name":"Transmission (telecommunications)","score":0.4461803436279297},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.4458501935005188},{"id":"https://openalex.org/keywords/transmission-gate","display_name":"Transmission gate","score":0.4415211081504822},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4389667510986328},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.419051855802536},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3331698775291443},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.29310619831085205},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2907790541648865},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2707706689834595},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2510918974876404},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20686978101730347},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17841917276382446},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1654665172100067}],"concepts":[{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.8333824872970581},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.8047899007797241},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6216804385185242},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5914135575294495},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.5603863596916199},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4997432231903076},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4946999251842499},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.4681183695793152},{"id":"https://openalex.org/C20454292","wikidata":"https://www.wikidata.org/wiki/Q735523","display_name":"Master/slave","level":2,"score":0.45417070388793945},{"id":"https://openalex.org/C761482","wikidata":"https://www.wikidata.org/wiki/Q118093","display_name":"Transmission (telecommunications)","level":2,"score":0.4461803436279297},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.4458501935005188},{"id":"https://openalex.org/C2780949067","wikidata":"https://www.wikidata.org/wiki/Q1136752","display_name":"Transmission gate","level":4,"score":0.4415211081504822},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4389667510986328},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.419051855802536},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3331698775291443},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.29310619831085205},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2907790541648865},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2707706689834595},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2510918974876404},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20686978101730347},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17841917276382446},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1654665172100067},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2010.2098426","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2098426","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1527137186","https://openalex.org/W1594033353","https://openalex.org/W1826155151","https://openalex.org/W2019198721","https://openalex.org/W2056407873","https://openalex.org/W2068316116","https://openalex.org/W2085822974","https://openalex.org/W2088115909","https://openalex.org/W2109195618","https://openalex.org/W2109288479","https://openalex.org/W2112096506","https://openalex.org/W2113211123","https://openalex.org/W2113458531","https://openalex.org/W2113735631","https://openalex.org/W2121878622","https://openalex.org/W2124460294","https://openalex.org/W2141881829","https://openalex.org/W2151092072","https://openalex.org/W2164209491","https://openalex.org/W2273929568","https://openalex.org/W3089937351","https://openalex.org/W3143436759","https://openalex.org/W4231252248","https://openalex.org/W4236892114"],"related_works":["https://openalex.org/W2136688434","https://openalex.org/W2065489212","https://openalex.org/W1870892037","https://openalex.org/W1912101345","https://openalex.org/W2913142873","https://openalex.org/W2070623495","https://openalex.org/W2272285770","https://openalex.org/W2393954836","https://openalex.org/W2594283002","https://openalex.org/W1966288395"],"abstract_inverted_index":{"In":[0,33],"this":[1,118],"paper":[2],"we":[3],"show":[4],"that,":[5],"when":[6],"dealing":[7],"with":[8,124],"transmission-gate-based":[9],"master-slave":[10],"(TGMS)":[11],"flip-flops":[12],"(FFs),":[13],"a":[14,63,72,86,95],"reconsideration":[15],"of":[16,62,93,98,143],"the":[17,21,28,49,51,56,60,91,99,125,138,141,147],"classical":[18,64],"approach":[19,119],"for":[20],"delay":[22,107],"minimization":[23],"is":[24],"worthwhile":[25],"to":[26,89,121,134],"improve":[27],"performance":[29],"in":[30,85,129,146],"high-speed":[31,148],"designs.":[32],"particular,":[34],"by":[35],"splitting":[36],"such":[37,69,94,130],"FFs":[38,70],"into":[39],"two":[40],"sections":[41],"that":[42,117],"are":[43,77,104],"separately":[44],"optimized":[45],"and":[46,97,112,132],"then":[47],"reconciling":[48],"results,":[50],"emerging":[52],"design":[53,139],"always":[54],"outperforms":[55],"one":[57],"resulting":[58],"from":[59],"employment":[61],"Logical":[65],"Effort":[66],"procedure":[67,96],"assuming":[68],"as":[71],"whole":[73],"continuous":[74],"path.":[75],"Simulations":[76],"performed":[78],"on":[79,106,110],"several":[80],"well-known":[81],"TGMS":[82],"FFs,":[83],"designed":[84],"65-nm":[87],"technology,":[88],"validate":[90],"correctness":[92],"underlying":[100],"assumptions.":[101],"Significant":[102],"improvements":[103],"found":[105],"and,":[108],"remarkably,":[109],"energy":[111,144],"area":[113],"occupation,":[114],"thus":[115],"showing":[116],"allows":[120],"correctly":[122],"deal":[123],"actual":[126],"path":[127],"effort":[128],"circuits":[131],"hence":[133],"more":[135],"properly":[136],"steer":[137],"towards":[140],"achievement":[142],"efficiency":[145],"region.":[149]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}