{"id":"https://openalex.org/W2078992878","doi":"https://doi.org/10.1109/tvlsi.2010.2096483","title":"Low-Power Pulse-Triggered Flip-Flop Design With Conditional Pulse-Enhancement Scheme","display_name":"Low-Power Pulse-Triggered Flip-Flop Design With Conditional Pulse-Enhancement Scheme","publication_year":2011,"publication_date":"2011-01-07","ids":{"openalex":"https://openalex.org/W2078992878","doi":"https://doi.org/10.1109/tvlsi.2010.2096483","mag":"2078992878"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2010.2096483","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2096483","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019252212","display_name":"Yin\u2010Tsung Hwang","orcid":"https://orcid.org/0000-0001-9233-0477"},"institutions":[{"id":"https://openalex.org/I162838928","display_name":"National Chung Hsing University","ror":"https://ror.org/05vn3ca78","country_code":"TW","type":"education","lineage":["https://openalex.org/I162838928"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Yin-Tsung Hwang","raw_affiliation_strings":["Department of Electrical Engineering, National Chung Hsing University, Taichung, Taiwan","Dept. of Electr. Eng., National Chung Hsing Univ., Taichung, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Chung Hsing University, Taichung, Taiwan","institution_ids":["https://openalex.org/I162838928"]},{"raw_affiliation_string":"Dept. of Electr. Eng., National Chung Hsing Univ., Taichung, Taiwan","institution_ids":["https://openalex.org/I162838928"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000277158","display_name":"Jin\u2010Fa Lin","orcid":"https://orcid.org/0000-0001-6240-6055"},"institutions":[{"id":"https://openalex.org/I126145234","display_name":"Chaoyang University of Technology","ror":"https://ror.org/04xwksx09","country_code":"TW","type":"education","lineage":["https://openalex.org/I126145234"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jin-Fa Lin","raw_affiliation_strings":["Department of Information and Communication Engineering, ChaoYang University of Technology, Taichung, Taiwan","Department of Computer Engineering, ChaoYang University of Technology, Taichung, Taiwan#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Information and Communication Engineering, ChaoYang University of Technology, Taichung, Taiwan","institution_ids":["https://openalex.org/I126145234"]},{"raw_affiliation_string":"Department of Computer Engineering, ChaoYang University of Technology, Taichung, Taiwan#TAB#","institution_ids":["https://openalex.org/I126145234"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5019598631","display_name":"Ming\u2010Hwa Sheu","orcid":"https://orcid.org/0000-0002-8417-474X"},"institutions":[{"id":"https://openalex.org/I75357094","display_name":"National Yunlin University of Science and Technology","ror":"https://ror.org/04qkq2m54","country_code":"TW","type":"education","lineage":["https://openalex.org/I75357094"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ming-Hwa Sheu","raw_affiliation_strings":["Department of Electronic Engineering, National University of Science and Technology, Yunlin, Taiwan","Dept. of Electron. Eng., Nat. Yunlin Univ. of Sci. & Technol,, Yunlin, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, National University of Science and Technology, Yunlin, Taiwan","institution_ids":["https://openalex.org/I75357094"]},{"raw_affiliation_string":"Dept. of Electron. Eng., Nat. Yunlin Univ. of Sci. & Technol,, Yunlin, Taiwan","institution_ids":["https://openalex.org/I75357094"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5019252212"],"corresponding_institution_ids":["https://openalex.org/I162838928"],"apc_list":null,"apc_paid":null,"fwci":6.47,"has_fulltext":false,"cited_by_count":85,"citation_normalized_percentile":{"value":0.96896002,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":100},"biblio":{"volume":"20","issue":"2","first_page":"361","last_page":"366"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.8290022611618042},{"id":"https://openalex.org/keywords/transmission-gate","display_name":"Transmission gate","score":0.7428121566772461},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.5955295562744141},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5896388292312622},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5821985602378845},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.5537619590759277},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.47779446840286255},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.47670289874076843},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.47103339433670044},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4666554629802704},{"id":"https://openalex.org/keywords/circuit-complexity","display_name":"Circuit complexity","score":0.4550633430480957},{"id":"https://openalex.org/keywords/pulse","display_name":"Pulse (music)","score":0.4217255413532257},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.36262375116348267},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3523271381855011},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3223890960216522},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.21703201532363892},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.16042885184288025}],"concepts":[{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.8290022611618042},{"id":"https://openalex.org/C2780949067","wikidata":"https://www.wikidata.org/wiki/Q1136752","display_name":"Transmission gate","level":4,"score":0.7428121566772461},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.5955295562744141},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5896388292312622},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5821985602378845},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.5537619590759277},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.47779446840286255},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.47670289874076843},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.47103339433670044},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4666554629802704},{"id":"https://openalex.org/C90702460","wikidata":"https://www.wikidata.org/wiki/Q1055112","display_name":"Circuit complexity","level":3,"score":0.4550633430480957},{"id":"https://openalex.org/C2780167933","wikidata":"https://www.wikidata.org/wiki/Q1550652","display_name":"Pulse (music)","level":3,"score":0.4217255413532257},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.36262375116348267},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3523271381855011},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3223890960216522},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.21703201532363892},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.16042885184288025},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2010.2096483","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2096483","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8899999856948853}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W2006250229","https://openalex.org/W2030060272","https://openalex.org/W2056378213","https://openalex.org/W2068316116","https://openalex.org/W2095703308","https://openalex.org/W2098750459","https://openalex.org/W2120044993","https://openalex.org/W2125117969","https://openalex.org/W2127639550","https://openalex.org/W2128218350","https://openalex.org/W2137616964","https://openalex.org/W2149778532","https://openalex.org/W2150924088","https://openalex.org/W2170265438","https://openalex.org/W4231004228","https://openalex.org/W4237249613","https://openalex.org/W6819126557"],"related_works":["https://openalex.org/W2797823235","https://openalex.org/W1808420522","https://openalex.org/W2168373109","https://openalex.org/W2360732944","https://openalex.org/W2611474147","https://openalex.org/W2981473605","https://openalex.org/W2333992053","https://openalex.org/W2168675153","https://openalex.org/W2596184513","https://openalex.org/W3023404295"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3,29,47,66,136],"novel":[4],"low-power":[5],"pulse-triggered":[6],"flip-flop":[7],"(FF)":[8],"design":[9,38,96],"is":[10,21,39,51,115,132],"presented.":[11],"First,":[12],"the":[13,24,43,56,59,94,98,121,127],"pulse":[14],"generation":[15],"control":[16],"logic,":[17],"an":[18],"and":[19,36,73],"function,":[20],"removed":[22],"from":[23],"critical":[25,60],"path":[26,61],"to":[27,41,53,117],"facilitate":[28],"faster":[30],"discharge":[31,57],"operation.":[32],"A":[33],"simple":[34],"two-transistor":[35],"gate":[37],"used":[40],"reduce":[42],"circuit":[44,75],"complexity.":[45],"Second,":[46],"conditional":[48],"pulse-enhancement":[49],"technique":[50],"devised":[52],"speed":[54],"up":[55,116],"along":[58],"only":[62],"when":[63],"needed.":[64],"As":[65],"result,":[67],"transistor":[68],"sizes":[69],"in":[70,102],"delay":[71],"inverter":[72],"pulse-generation":[74],"can":[76],"be":[77],"reduced":[78,134],"for":[79],"power":[80,110,130],"saving.":[81],"Various":[82],"postlayout":[83],"simulation":[84],"results":[85],"based":[86],"on":[87],"UMC":[88],"CMOS":[89],"90-nm":[90],"technology":[91],"reveal":[92],"that":[93],"proposed":[95],"features":[97],"best":[99],"power-delay-product":[100],"performance":[101],"seven":[103],"FF":[104,125],"designs":[105,114],"under":[106],"comparison.":[107],"Its":[108],"maximum":[109],"saving":[111],"against":[112],"rival":[113],"38.4%.":[118],"Compared":[119],"with":[120],"conventional":[122],"transmission":[123],"gate-based":[124],"design,":[126],"average":[128],"leakage":[129],"consumption":[131],"also":[133],"by":[135],"factor":[137],"of":[138],"3.52.":[139]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":8},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":8},{"year":2016,"cited_by_count":9},{"year":2015,"cited_by_count":9},{"year":2014,"cited_by_count":13},{"year":2013,"cited_by_count":9},{"year":2012,"cited_by_count":2}],"updated_date":"2026-03-27T14:29:43.386196","created_date":"2025-10-10T00:00:00"}