{"id":"https://openalex.org/W1977976273","doi":"https://doi.org/10.1109/tvlsi.2010.2091687","title":"A High-Level Simulink-Based Tool for FPAA Configuration","display_name":"A High-Level Simulink-Based Tool for FPAA Configuration","publication_year":2010,"publication_date":"2010-12-22","ids":{"openalex":"https://openalex.org/W1977976273","doi":"https://doi.org/10.1109/tvlsi.2010.2091687","mag":"1977976273"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2010.2091687","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2091687","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091068770","display_name":"Craig Schlottmann","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Craig R. Schlottmann","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","Sch. of Electr. & Comput. Eng.,, Georgia Inst. of Technol., Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Sch. of Electr. & Comput. Eng.,, Georgia Inst. of Technol., Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111494347","display_name":"Csaba Petre","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Csaba Petre","raw_affiliation_strings":["Brain Corporation, San Diego, CA, USA","Brain Corp., San Diego, CA, USA"],"affiliations":[{"raw_affiliation_string":"Brain Corporation, San Diego, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Brain Corp., San Diego, CA, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5105781337","display_name":"P. Hasler","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Paul E. Hasler","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","Sch. of Electr. & Comput. Eng.,, Georgia Inst. of Technol., Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Sch. of Electr. & Comput. Eng.,, Georgia Inst. of Technol., Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5091068770"],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":2.3225,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.87299783,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"20","issue":"1","first_page":"10","last_page":"18"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-analog-array","display_name":"Field-programmable analog array","score":0.9721477031707764},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.7470648884773254},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.662982702255249},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5418234467506409},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.5321943759918213},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5163958668708801},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.4939330220222473},{"id":"https://openalex.org/keywords/analog-signal-processing","display_name":"Analog signal processing","score":0.47925257682800293},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47657346725463867},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4656646251678467},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.4633404016494751},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.44692254066467285},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4201550781726837},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.35050714015960693},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.29603439569473267},{"id":"https://openalex.org/keywords/analog-device","display_name":"Analog device","score":0.27066153287887573},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22419574856758118}],"concepts":[{"id":"https://openalex.org/C149128552","wikidata":"https://www.wikidata.org/wiki/Q380201","display_name":"Field-programmable analog array","level":5,"score":0.9721477031707764},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.7470648884773254},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.662982702255249},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5418234467506409},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.5321943759918213},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5163958668708801},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.4939330220222473},{"id":"https://openalex.org/C379707","wikidata":"https://www.wikidata.org/wiki/Q2328303","display_name":"Analog signal processing","level":4,"score":0.47925257682800293},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47657346725463867},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4656646251678467},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.4633404016494751},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44692254066467285},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4201550781726837},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.35050714015960693},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.29603439569473267},{"id":"https://openalex.org/C90711627","wikidata":"https://www.wikidata.org/wiki/Q3742408","display_name":"Analog device","level":4,"score":0.27066153287887573},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22419574856758118},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2010.2091687","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2091687","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1536945048","https://openalex.org/W2045437029","https://openalex.org/W2078878966","https://openalex.org/W2092521851","https://openalex.org/W2099413527","https://openalex.org/W2099836898","https://openalex.org/W2100734450","https://openalex.org/W2111428553","https://openalex.org/W2111809466","https://openalex.org/W2112805342","https://openalex.org/W2115129967","https://openalex.org/W2118249063","https://openalex.org/W2126700322","https://openalex.org/W2128890914","https://openalex.org/W2152683628","https://openalex.org/W2157926305","https://openalex.org/W2160184383","https://openalex.org/W2166334142","https://openalex.org/W2168153801","https://openalex.org/W4243832265"],"related_works":["https://openalex.org/W2164360710","https://openalex.org/W2005415695","https://openalex.org/W2111086519","https://openalex.org/W1489445348","https://openalex.org/W2053914166","https://openalex.org/W2061402905","https://openalex.org/W2066344405","https://openalex.org/W3171107860","https://openalex.org/W2242721967","https://openalex.org/W1987033534"],"abstract_inverted_index":{"With":[0],"the":[1,18,51,70,97],"rapid":[2],"increase":[3],"in":[4,83],"size":[5],"and":[6,73,109],"complexity":[7],"of":[8,54,58,86,93,96,105,113],"analog":[9,15,38,67,106,121],"systems":[10,40,68,77,114],"being":[11],"implemented":[12],"on":[13,78,101],"field-programmable":[14],"arrays":[16],"(FPAAs),":[17],"need":[19],"for":[20],"synthesis":[21],"tools":[22],"is":[23,50],"becoming":[24],"a":[25,33,45,55,79,84,102],"necessity.":[26],"In":[27],"this":[28],"paper,":[29],"we":[30],"present":[31],"Sim2spice,":[32],"tool":[34,49],"that":[35],"automatically":[36,115],"converts":[37],"signal-processing":[39,63,107],"from":[41,117],"Simulink":[42,118],"designs":[43],"to":[44,65,120],"SPICE":[46],"netlist.":[47],"This":[48],"top":[52],"level":[53,72],"complete":[56],"chain":[57],"automation":[59],"tools.":[60],"It":[61],"allows":[62],"engineers":[64],"design":[66,98],"at":[69],"block":[71],"then":[74],"implement":[75],"those":[76],"reconfigurable-analog":[80],"hardware":[81],"platform":[82],"matter":[85],"minutes.":[87],"We":[88],"will":[89],"provide":[90],"detailed":[91],"descriptions":[92],"each":[94],"stage":[95],"process,":[99],"elaborate":[100],"custom":[103],"library":[104],"blocks,":[108],"demonstrate":[110],"several":[111],"examples":[112],"compiled":[116],"blocks":[119],"hardware.":[122]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}