{"id":"https://openalex.org/W2077505860","doi":"https://doi.org/10.1109/tvlsi.2010.2091686","title":"ORION 2.0: A Power-Area Simulator for Interconnection Networks","display_name":"ORION 2.0: A Power-Area Simulator for Interconnection Networks","publication_year":2011,"publication_date":"2011-03-15","ids":{"openalex":"https://openalex.org/W2077505860","doi":"https://doi.org/10.1109/tvlsi.2010.2091686","mag":"2077505860"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2010.2091686","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2091686","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/1721.1/67492","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073558386","display_name":"Andrew B. Kahng","orcid":"https://orcid.org/0000-0002-4490-5018"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Andrew B. Kahng","raw_affiliation_strings":["Departments of Computer Science and Engineering, and of Electrical and Computer Engineering, University of California, San Diego, La Jolla, CA, USA"],"affiliations":[{"raw_affiliation_string":"Departments of Computer Science and Engineering, and of Electrical and Computer Engineering, University of California, San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100365151","display_name":"Bin Li","orcid":"https://orcid.org/0000-0002-1998-819X"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bin Li","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Princeton University, Princeton, NJ, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Princeton University, Princeton, NJ, USA","institution_ids":["https://openalex.org/I20089843"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057413185","display_name":"Li-Shiuan Peh","orcid":"https://orcid.org/0000-0001-9010-6519"},"institutions":[{"id":"https://openalex.org/I4210110987","display_name":"IIT@MIT","ror":"https://ror.org/01wp8zh54","country_code":"US","type":"facility","lineage":["https://openalex.org/I30771326","https://openalex.org/I4210110987"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Li-Shiuan Peh","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, MIT, Cambridge, MA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, MIT, Cambridge, MA, USA","institution_ids":["https://openalex.org/I4210110987"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025604916","display_name":"Kambiz Samadi","orcid":null},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kambiz Samadi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California, San Diego, La Jolla, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California, San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5073558386"],"corresponding_institution_ids":["https://openalex.org/I36258959"],"apc_list":null,"apc_paid":null,"fwci":34.6144,"has_fulltext":false,"cited_by_count":253,"citation_normalized_percentile":{"value":0.99870461,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":91,"max":100},"biblio":{"volume":"20","issue":"1","first_page":"191","last_page":"196"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.804739236831665},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.794678270816803},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.6314287185668945},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5903632044792175},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5700505971908569},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5306013226509094},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5034326910972595},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4895842969417572},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.48030656576156616},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43196043372154236},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39055073261260986},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.28291112184524536},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26864996552467346},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.18280601501464844},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09951505064964294},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.07395625114440918}],"concepts":[{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.804739236831665},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.794678270816803},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.6314287185668945},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5903632044792175},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5700505971908569},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5306013226509094},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5034326910972595},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4895842969417572},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.48030656576156616},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43196043372154236},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39055073261260986},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.28291112184524536},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26864996552467346},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.18280601501464844},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09951505064964294},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.07395625114440918},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2010.2091686","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2091686","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:dspace.mit.edu:1721.1/67492","is_oa":true,"landing_page_url":"http://hdl.handle.net/1721.1/67492","pdf_url":null,"source":{"id":"https://openalex.org/S4306400425","display_name":"DSpace@MIT (Massachusetts Institute of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I63966007","host_organization_name":"Massachusetts Institute of Technology","host_organization_lineage":["https://openalex.org/I63966007"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-sa","license_id":"https://openalex.org/licenses/cc-by-nc-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"MIT web domain","raw_type":"http://purl.org/eprint/type/JournalArticle"}],"best_oa_location":{"id":"pmh:oai:dspace.mit.edu:1721.1/67492","is_oa":true,"landing_page_url":"http://hdl.handle.net/1721.1/67492","pdf_url":null,"source":{"id":"https://openalex.org/S4306400425","display_name":"DSpace@MIT (Massachusetts Institute of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I63966007","host_organization_name":"Massachusetts Institute of Technology","host_organization_lineage":["https://openalex.org/I63966007"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-sa","license_id":"https://openalex.org/licenses/cc-by-nc-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"MIT web domain","raw_type":"http://purl.org/eprint/type/JournalArticle"},"sustainable_development_goals":[{"score":0.6200000047683716,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W2001505646","https://openalex.org/W2025177582","https://openalex.org/W2043276498","https://openalex.org/W2062173292","https://openalex.org/W2102387714","https://openalex.org/W2102727118","https://openalex.org/W2104491047","https://openalex.org/W2113775750","https://openalex.org/W2114522727","https://openalex.org/W2128514319","https://openalex.org/W2140064132","https://openalex.org/W2142773463","https://openalex.org/W2144293278","https://openalex.org/W2149813938","https://openalex.org/W2154628372","https://openalex.org/W2157225945","https://openalex.org/W2158894965","https://openalex.org/W2166151045","https://openalex.org/W2166547347","https://openalex.org/W3140261852","https://openalex.org/W3140903683","https://openalex.org/W3142226320","https://openalex.org/W3147363670","https://openalex.org/W4235990555","https://openalex.org/W4236302577","https://openalex.org/W4241434521","https://openalex.org/W4244593655","https://openalex.org/W4248749936","https://openalex.org/W6675224354","https://openalex.org/W6681238743","https://openalex.org/W6792941224"],"related_works":["https://openalex.org/W2018755015","https://openalex.org/W2388672758","https://openalex.org/W2135981148","https://openalex.org/W2754086592","https://openalex.org/W2115579119","https://openalex.org/W2017236304","https://openalex.org/W2144357574","https://openalex.org/W2065289416","https://openalex.org/W3198758847","https://openalex.org/W4230458348"],"abstract_inverted_index":{"As":[0],"industry":[1],"moves":[2],"towards":[3],"multicore":[4],"chips,":[5],"networks-on-chip":[6],"(NoCs)":[7],"are":[8],"emerging":[9],"as":[10],"the":[11,16,21],"scalable":[12],"fabric":[13],"for":[14],"interconnecting":[15],"cores.":[17],"With":[18],"power":[19,29,44],"now":[20],"first-order":[22],"design":[23],"constraint,":[24],"early-stage":[25],"estimation":[26],"of":[27],"NoC":[28,43],"has":[30],"become":[31],"crucially":[32],"important.":[33],"In":[34],"this":[35],"work,":[36],"we":[37],"present":[38],"ORION":[39,57],"2.0,":[40],"an":[41],"enhanced":[42],"and":[45],"area":[46],"simulator,":[47],"which":[48],"offers":[49],"significant":[50],"accuracy":[51],"improvement":[52],"relative":[53],"to":[54],"its":[55],"predecessor,":[56],"1.0.":[58]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":9},{"year":2021,"cited_by_count":10},{"year":2020,"cited_by_count":11},{"year":2019,"cited_by_count":20},{"year":2018,"cited_by_count":23},{"year":2017,"cited_by_count":19},{"year":2016,"cited_by_count":26},{"year":2015,"cited_by_count":32},{"year":2014,"cited_by_count":48},{"year":2013,"cited_by_count":31},{"year":2012,"cited_by_count":13}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}