{"id":"https://openalex.org/W2031113490","doi":"https://doi.org/10.1109/tvlsi.2010.2091432","title":"Efficient Majority Logic Fault Detection With Difference-Set Codes for Memory Applications","display_name":"Efficient Majority Logic Fault Detection With Difference-Set Codes for Memory Applications","publication_year":2010,"publication_date":"2010-12-22","ids":{"openalex":"https://openalex.org/W2031113490","doi":"https://doi.org/10.1109/tvlsi.2010.2091432","mag":"2031113490"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2010.2091432","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2091432","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029187842","display_name":"Shih\u2010Fu Liu","orcid":"https://orcid.org/0000-0003-3895-3221"},"institutions":[{"id":"https://openalex.org/I3020445194","display_name":"Universidad Nebrija","ror":"https://ror.org/03tzyrt94","country_code":"ES","type":"education","lineage":["https://openalex.org/I3020445194"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Shih-Fu Liu","raw_affiliation_strings":["Universidad Antonio de Nebrija, Madrid, Spain","Univ. Antonio de Nebrija, Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidad Antonio de Nebrija, Madrid, Spain","institution_ids":["https://openalex.org/I3020445194"]},{"raw_affiliation_string":"Univ. Antonio de Nebrija, Madrid, Spain","institution_ids":["https://openalex.org/I3020445194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080322790","display_name":"Pedro Reviriego","orcid":"https://orcid.org/0000-0003-2540-5234"},"institutions":[{"id":"https://openalex.org/I3020445194","display_name":"Universidad Nebrija","ror":"https://ror.org/03tzyrt94","country_code":"ES","type":"education","lineage":["https://openalex.org/I3020445194"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Pedro Reviriego","raw_affiliation_strings":["Universidad Antonio de Nebrija, Madrid, Spain","Univ. Antonio de Nebrija, Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidad Antonio de Nebrija, Madrid, Spain","institution_ids":["https://openalex.org/I3020445194"]},{"raw_affiliation_string":"Univ. Antonio de Nebrija, Madrid, Spain","institution_ids":["https://openalex.org/I3020445194"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044495372","display_name":"Juan Antonio Maestro","orcid":"https://orcid.org/0000-0001-7133-9026"},"institutions":[{"id":"https://openalex.org/I3020445194","display_name":"Universidad Nebrija","ror":"https://ror.org/03tzyrt94","country_code":"ES","type":"education","lineage":["https://openalex.org/I3020445194"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Juan Antonio Maestro","raw_affiliation_strings":["Universidad Antonio de Nebrija, Madrid, Spain","Univ. Antonio de Nebrija, Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidad Antonio de Nebrija, Madrid, Spain","institution_ids":["https://openalex.org/I3020445194"]},{"raw_affiliation_string":"Univ. Antonio de Nebrija, Madrid, Spain","institution_ids":["https://openalex.org/I3020445194"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I3020445194"],"apc_list":null,"apc_paid":null,"fwci":4.9257,"has_fulltext":false,"cited_by_count":90,"citation_normalized_percentile":{"value":0.95298269,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":"20","issue":"1","first_page":"148","last_page":"156"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7399235963821411},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.6685711145401001},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.591332197189331},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5894546508789062},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5307932496070862},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.4915035665035248},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4620615243911743},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.451917439699173},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.4467233419418335},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.4378878176212311},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4154418706893921},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.41392776370048523},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3856561779975891},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36852508783340454},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3590524196624756},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3379375636577606},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.33728623390197754},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.2906476855278015},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2806820571422577},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12826725840568542},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12251123785972595},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10923627018928528},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09257903695106506},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.07272624969482422}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7399235963821411},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.6685711145401001},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.591332197189331},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5894546508789062},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5307932496070862},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.4915035665035248},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4620615243911743},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.451917439699173},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.4467233419418335},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.4378878176212311},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4154418706893921},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.41392776370048523},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3856561779975891},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36852508783340454},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3590524196624756},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3379375636577606},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.33728623390197754},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.2906476855278015},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2806820571422577},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12826725840568542},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12251123785972595},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10923627018928528},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09257903695106506},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.07272624969482422},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2010.2091432","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2091432","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8799999952316284,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W561993775","https://openalex.org/W1985800138","https://openalex.org/W1998585811","https://openalex.org/W2003964202","https://openalex.org/W2056259611","https://openalex.org/W2080717195","https://openalex.org/W2087595029","https://openalex.org/W2096568519","https://openalex.org/W2097622452","https://openalex.org/W2099569658","https://openalex.org/W2121417875","https://openalex.org/W2128530344","https://openalex.org/W2143137068","https://openalex.org/W2156851279","https://openalex.org/W2169254475","https://openalex.org/W2942537621","https://openalex.org/W3149410719","https://openalex.org/W3182208082","https://openalex.org/W4242220779","https://openalex.org/W4245256025","https://openalex.org/W6615712716"],"related_works":["https://openalex.org/W2143149297","https://openalex.org/W2069145203","https://openalex.org/W1702800398","https://openalex.org/W2085176210","https://openalex.org/W2135500595","https://openalex.org/W2083793411","https://openalex.org/W2543766998","https://openalex.org/W1621928919","https://openalex.org/W573124066","https://openalex.org/W1969171031"],"abstract_inverted_index":{"Nowadays,":[0],"single":[1],"event":[2],"upsets":[3],"(SEUs)":[4],"altering":[5],"digital":[6],"circuits":[7],"are":[8,34],"becoming":[9],"a":[10,45,53],"bigger":[11],"concern":[12],"for":[13,22,36],"memory":[14,37,59,67],"applications.":[15],"This":[16],"paper":[17],"presents":[18],"an":[19],"error-detection":[20],"method":[21,64],"difference-set":[23],"cyclic":[24],"codes":[25,33],"with":[26],"majority":[27,83],"logic":[28,31,84],"decoding.":[29],"Majority":[30],"decodable":[32],"suitable":[35],"applications":[38],"due":[39],"to":[40,43,87],"their":[41],"capability":[42],"correct":[44],"large":[46,54],"number":[47],"of":[48],"errors.":[49],"However,":[50],"they":[51],"require":[52],"decoding":[55],"time":[56,69],"that":[57],"impacts":[58],"performance.":[60],"The":[61,79],"proposed":[62],"fault-detection":[63],"significantly":[65],"reduces":[66],"access":[68],"when":[70],"there":[71],"is":[72],"no":[73],"error":[74],"in":[75],"the":[76,82,92,98],"data":[77],"read.":[78],"technique":[80],"uses":[81],"decoder":[85],"itself":[86],"detect":[88],"failures,":[89],"which":[90],"makes":[91],"area":[93],"overhead":[94],"minimal":[95],"and":[96],"keeps":[97],"extra":[99],"power":[100],"consumption":[101],"low.":[102]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":7},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":20},{"year":2014,"cited_by_count":19},{"year":2013,"cited_by_count":9},{"year":2012,"cited_by_count":7}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}