{"id":"https://openalex.org/W2057665013","doi":"https://doi.org/10.1109/tvlsi.2010.2091292","title":"Power-Aware High-Level Synthesis With Clock Skew Management","display_name":"Power-Aware High-Level Synthesis With Clock Skew Management","publication_year":2011,"publication_date":"2011-01-03","ids":{"openalex":"https://openalex.org/W2057665013","doi":"https://doi.org/10.1109/tvlsi.2010.2091292","mag":"2057665013"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2010.2091292","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2091292","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012225968","display_name":"Tung-Hua Yeh","orcid":null},"institutions":[{"id":"https://openalex.org/I162838928","display_name":"National Chung Hsing University","ror":"https://ror.org/05vn3ca78","country_code":"TW","type":"education","lineage":["https://openalex.org/I162838928"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Tung-Hua Yeh","raw_affiliation_strings":["National Chung Hsing University, Taichung, Taiwan","National Chung Hsing Univ., Taichung  Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chung Hsing University, Taichung, Taiwan","institution_ids":["https://openalex.org/I162838928"]},{"raw_affiliation_string":"National Chung Hsing Univ., Taichung  Taiwan","institution_ids":["https://openalex.org/I162838928"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002453871","display_name":"Sying-Jyan Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I162838928","display_name":"National Chung Hsing University","ror":"https://ror.org/05vn3ca78","country_code":"TW","type":"education","lineage":["https://openalex.org/I162838928"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Sying-Jyan Wang","raw_affiliation_strings":["National Chung Hsing University, Taichung, Taiwan","National Chung Hsing Univ., Taichung  Taiwan"],"affiliations":[{"raw_affiliation_string":"National Chung Hsing University, Taichung, Taiwan","institution_ids":["https://openalex.org/I162838928"]},{"raw_affiliation_string":"National Chung Hsing Univ., Taichung  Taiwan","institution_ids":["https://openalex.org/I162838928"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5012225968"],"corresponding_institution_ids":["https://openalex.org/I162838928"],"apc_list":null,"apc_paid":null,"fwci":0.265,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.61155343,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"20","issue":"1","first_page":"167","last_page":"171"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.8178734183311462},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.8006099462509155},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.7490072250366211},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.739028811454773},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.6356883645057678},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.600212574005127},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5959858894348145},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.5907446146011353},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5707606077194214},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.47280922532081604},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4558466970920563},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4319148063659668},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.42676761746406555},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.42404255270957947},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.4185318946838379},{"id":"https://openalex.org/keywords/power-optimization","display_name":"Power optimization","score":0.4162881374359131},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.39455103874206543},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3352310061454773},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.29654741287231445},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.18242406845092773},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.16855454444885254},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13847598433494568},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.1187930703163147},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.0986117422580719},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.09271356463432312}],"concepts":[{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.8178734183311462},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.8006099462509155},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.7490072250366211},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.739028811454773},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.6356883645057678},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.600212574005127},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5959858894348145},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.5907446146011353},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5707606077194214},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.47280922532081604},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4558466970920563},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4319148063659668},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.42676761746406555},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.42404255270957947},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.4185318946838379},{"id":"https://openalex.org/C168292644","wikidata":"https://www.wikidata.org/wiki/Q10860336","display_name":"Power optimization","level":4,"score":0.4162881374359131},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.39455103874206543},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3352310061454773},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.29654741287231445},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.18242406845092773},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.16855454444885254},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13847598433494568},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.1187930703163147},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0986117422580719},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.09271356463432312},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2010.2091292","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2091292","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.5600000023841858}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1511469799","https://openalex.org/W2000655923","https://openalex.org/W2011778848","https://openalex.org/W2069262460","https://openalex.org/W2096283348","https://openalex.org/W2115308358","https://openalex.org/W2135347849","https://openalex.org/W2154150759","https://openalex.org/W2164045826","https://openalex.org/W2164363818","https://openalex.org/W2165624374","https://openalex.org/W3146131994","https://openalex.org/W4231706861","https://openalex.org/W4255150597","https://openalex.org/W6650546730","https://openalex.org/W6677076176"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W2199871724","https://openalex.org/W2803012234","https://openalex.org/W2144282137","https://openalex.org/W2617666058","https://openalex.org/W2165139624","https://openalex.org/W2801352139","https://openalex.org/W2090213929"],"abstract_inverted_index":{"An":[0],"effective":[1],"clock-skew":[2,28,115],"scheduling":[3],"scheme":[4,20],"in":[5,52,58,141],"the":[6,22,41,47,75,112,122,130],"high-level":[7,53],"synthesis":[8,54],"process":[9],"targeted":[10],"for":[11],"power":[12,125],"and":[13,96,109],"speed":[14],"optimization":[15,42],"is":[16,44,80,94,102,127],"presented.":[17],"The":[18],"proposed":[19,103,131],"has":[21],"following":[23],"distinctive":[24],"features:":[25],"1)":[26],"a":[27,33,69,83,98],"management":[29],"algorithm":[30,88],"that":[31,89],"selects":[32],"minimum":[34],"set":[35],"of":[36,49,77,114],"clock":[37,136,147],"phases":[38,137,148],"to":[39,64,73,104,145],"achieve":[40],"goals":[43],"developed;":[45],"2)":[46],"effect":[48,76],"module":[50,78,86],"binding":[51,79,87],"was":[55],"not":[56],"considered":[57],"previous":[59],"studies,":[60],"which":[61],"may":[62],"lead":[63],"designs":[65],"with":[66],"timing":[67],"violation;":[68],"discussion":[70],"on":[71,121],"how":[72],"model":[74],"provided;":[81],"3)":[82],"heuristic":[84],"low-power":[85],"provides":[90],"near-optimal":[91],"results":[92,118],"quickly":[93],"proposed;":[95],"4)":[97],"technique":[99],"called":[100],"reallocation":[101],"exploit":[105],"all":[106],"available":[107],"skews":[108],"thus":[110],"maximize":[111],"capability":[113],"scheduling.":[116],"Experimental":[117],"show":[119],"that,":[120],"average,":[123],"48%":[124],"reduction":[126],"achieved":[128],"by":[129],"method.":[132],"At":[133],"most":[134,142],"five":[135],"are":[138,149],"required,":[139],"while":[140],"cases":[143],"two":[144],"four":[146],"sufficient.":[150]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}