{"id":"https://openalex.org/W2163796804","doi":"https://doi.org/10.1109/tvlsi.2010.2089812","title":"CS-CMOS: A Low-Noise Logic Family for Mixed Signal SoCs","display_name":"CS-CMOS: A Low-Noise Logic Family for Mixed Signal SoCs","publication_year":2010,"publication_date":"2010-12-09","ids":{"openalex":"https://openalex.org/W2163796804","doi":"https://doi.org/10.1109/tvlsi.2010.2089812","mag":"2163796804"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2010.2089812","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2089812","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065412679","display_name":"Ajay Taparia","orcid":null},"institutions":[{"id":"https://openalex.org/I4210152613","display_name":"Maxim Integrated (United States)","ror":"https://ror.org/056c8b450","country_code":"US","type":"company","lineage":["https://openalex.org/I4210152613"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ajay Taparia","raw_affiliation_strings":["Maxim Integrated Products, Inc., Sunnyvale, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Maxim Integrated Products, Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210152613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112516966","display_name":"Bhaskar Banerjee","orcid":"https://orcid.org/0009-0009-0448-9089"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Bhaskar Banerjee","raw_affiliation_strings":["Erik Jonsson School of Engineering, University of Texas, Dallas, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Erik Jonsson School of Engineering, University of Texas, Dallas, TX, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010454235","display_name":"T.R. Viswanathan","orcid":"https://orcid.org/0000-0001-8277-3653"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"T. R. Viswanathan","raw_affiliation_strings":["University of Texas at Austin, Austin, TX, US"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Texas at Austin, Austin, TX, US","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.17822226,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"19","issue":"12","first_page":"2141","last_page":"2148"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7700617909431458},{"id":"https://openalex.org/keywords/pull-up-resistor","display_name":"Pull-up resistor","score":0.6453868746757507},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5786749124526978},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5786563158035278},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5721865892410278},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5651733875274658},{"id":"https://openalex.org/keywords/integrated-injection-logic","display_name":"Integrated injection logic","score":0.4951998293399811},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.49114081263542175},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.4472620189189911},{"id":"https://openalex.org/keywords/dynamic-logic","display_name":"Dynamic logic (digital electronics)","score":0.43754491209983826},{"id":"https://openalex.org/keywords/emitter-coupled-logic","display_name":"Emitter-coupled logic","score":0.43254953622817993},{"id":"https://openalex.org/keywords/current-mode-logic","display_name":"Current-mode logic","score":0.42636823654174805},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.4253961443901062},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4152931869029999},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.35538724064826965},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.3348345160484314},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3299420177936554},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2348150908946991},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.230243980884552}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7700617909431458},{"id":"https://openalex.org/C61818909","wikidata":"https://www.wikidata.org/wiki/Q1987617","display_name":"Pull-up resistor","level":5,"score":0.6453868746757507},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5786749124526978},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5786563158035278},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5721865892410278},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5651733875274658},{"id":"https://openalex.org/C159903706","wikidata":"https://www.wikidata.org/wiki/Q173574","display_name":"Integrated injection logic","level":5,"score":0.4951998293399811},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.49114081263542175},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.4472620189189911},{"id":"https://openalex.org/C2777796570","wikidata":"https://www.wikidata.org/wiki/Q2351326","display_name":"Dynamic logic (digital electronics)","level":4,"score":0.43754491209983826},{"id":"https://openalex.org/C11644886","wikidata":"https://www.wikidata.org/wiki/Q173552","display_name":"Emitter-coupled logic","level":5,"score":0.43254953622817993},{"id":"https://openalex.org/C2780295579","wikidata":"https://www.wikidata.org/wiki/Q5195108","display_name":"Current-mode logic","level":3,"score":0.42636823654174805},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.4253961443901062},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4152931869029999},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.35538724064826965},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.3348345160484314},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3299420177936554},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2348150908946991},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.230243980884552},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2010.2089812","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2089812","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8899999856948853}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W92564041","https://openalex.org/W198872192","https://openalex.org/W1592506358","https://openalex.org/W1633471522","https://openalex.org/W2021612489","https://openalex.org/W2106599461","https://openalex.org/W2111613775","https://openalex.org/W2116136781","https://openalex.org/W2122421989","https://openalex.org/W2138134203","https://openalex.org/W2142249338","https://openalex.org/W2157024459","https://openalex.org/W2166243422","https://openalex.org/W2202138637","https://openalex.org/W3103339143","https://openalex.org/W4255020777","https://openalex.org/W6681080043","https://openalex.org/W6688209939"],"related_works":["https://openalex.org/W2130510302","https://openalex.org/W2084524856","https://openalex.org/W3146642485","https://openalex.org/W2102653533","https://openalex.org/W2138767007","https://openalex.org/W1538422785","https://openalex.org/W2112242076","https://openalex.org/W4242766712","https://openalex.org/W4239373792","https://openalex.org/W2136406454"],"abstract_inverted_index":{"Managing":[0],"the":[1,55,65,82,102,113],"switching-noise":[2,29],"in":[3,19,69,112,120],"mixed-signal":[4],"systems":[5],"fabricated":[6,119],"on":[7],"a":[8,50,61,86,121,148,162,166],"single":[9],"chip":[10],"is":[11,143],"becoming":[12],"increasingly":[13],"challenging.":[14],"This":[15,77],"needs":[16],"substantial":[17],"overheads":[18],"both":[20],"area":[21],"and":[22,99,115,118,132,154,165],"power.":[23],"Existing":[24],"logic":[25,34,37,52,141],"families":[26,117],"that":[27,126],"minimize":[28],"generation,":[30],"such":[31],"as":[32],"current-steering":[33,56],"(CSL),":[35],"current-balanced":[36],"(CBL)":[38],"etc.":[39],"require":[40],"considerably":[41],"more":[42],"power":[43,104],"than":[44,97],"traditional":[45],"CMOS":[46,57,67],"implementations.":[47],"We":[48],"present":[49],"new":[51,140],"family":[53,78,142],"called":[54],"(CS-CMOS)":[58],"obtained":[59],"by":[60,85,146,155],"simple":[62],"modification":[63],"keeping":[64],"core":[66],"structure":[68],"tact":[70],"to":[71,158],"preserve":[72],"its":[73],"most":[74],"attractive":[75],"features.":[76],"not":[79],"only":[80],"reduces":[81],"switching":[83],"noise":[84],"factor":[87],"of":[88,138,151],"ten":[89],"but":[90],"also":[91],"delivers":[92],"five":[93],"times":[94],"higher":[95],"speed":[96],"CSL":[98,114],"CBL":[100],"for":[101],"same":[103],"consumption.":[105],"Experimental":[106],"results":[107],"comparing":[108],"15-stage":[109],"ring-oscillators":[110],"configured":[111],"CS-CMOS":[116,152],"0.18":[122],"\u03bcm":[123],"process":[124],"show":[125],"their":[127],"energy-delay-products":[128],"are":[129],"6.5":[130],"fJ*ns":[131,134],"1.52":[133],"respectively.":[135],"The":[136],"usefulness":[137],"this":[139],"further":[144],"demonstrated":[145],"synthesizing":[147],"cell":[149],"library":[150],"gates":[153],"using":[156],"it":[157],"simulate":[159],"benchmark":[160],"circuits,":[161],"decimation":[163],"filter":[164],"frequency":[167],"divider.":[168]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}