{"id":"https://openalex.org/W2092521851","doi":"https://doi.org/10.1109/tvlsi.2010.2089705","title":"A MITE-Based Translinear FPAA","display_name":"A MITE-Based Translinear FPAA","publication_year":2010,"publication_date":"2010-12-09","ids":{"openalex":"https://openalex.org/W2092521851","doi":"https://doi.org/10.1109/tvlsi.2010.2089705","mag":"2092521851"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2010.2089705","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2089705","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091068770","display_name":"Craig Schlottmann","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Craig R. Schlottmann","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","Sch. of Electr. & Comput. Eng.,, Georgia Inst. of Technol., Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Sch. of Electr. & Comput. Eng.,, Georgia Inst. of Technol., Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013665934","display_name":"David Abramson","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Abramson","raw_affiliation_strings":["Texas Instruments, Inc., Manchester, NH, USA","[Texas Instruments, Inc., Manchester, NH, USA]"],"affiliations":[{"raw_affiliation_string":"Texas Instruments, Inc., Manchester, NH, USA","institution_ids":["https://openalex.org/I74760111"]},{"raw_affiliation_string":"[Texas Instruments, Inc., Manchester, NH, USA]","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5105781337","display_name":"P. Hasler","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Paul E. Hasler","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","Sch. of Electr. & Comput. Eng.,, Georgia Inst. of Technol., Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Sch. of Electr. & Comput. Eng.,, Georgia Inst. of Technol., Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5091068770"],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":2.1113,"has_fulltext":false,"cited_by_count":39,"citation_normalized_percentile":{"value":0.8682425,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"20","issue":"1","first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-analog-array","display_name":"Field-programmable analog array","score":0.9069473743438721},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.643478274345398},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6060509085655212},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5721266269683838},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5407888889312744},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.4875321090221405},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.46018537878990173},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4446813464164734},{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.4223971366882324},{"id":"https://openalex.org/keywords/field","display_name":"Field (mathematics)","score":0.4200974702835083},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3771929144859314},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.33291736245155334},{"id":"https://openalex.org/keywords/analog-multiplier","display_name":"Analog multiplier","score":0.1802160143852234},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.15007367730140686},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1470608115196228},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11818701028823853},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.09446853399276733},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.07202571630477905}],"concepts":[{"id":"https://openalex.org/C149128552","wikidata":"https://www.wikidata.org/wiki/Q380201","display_name":"Field-programmable analog array","level":5,"score":0.9069473743438721},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.643478274345398},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6060509085655212},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5721266269683838},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5407888889312744},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.4875321090221405},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.46018537878990173},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4446813464164734},{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.4223971366882324},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.4200974702835083},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3771929144859314},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.33291736245155334},{"id":"https://openalex.org/C98142538","wikidata":"https://www.wikidata.org/wiki/Q485005","display_name":"Analog multiplier","level":4,"score":0.1802160143852234},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.15007367730140686},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1470608115196228},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11818701028823853},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.09446853399276733},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.07202571630477905},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2010.2089705","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2089705","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W161333167","https://openalex.org/W1567680258","https://openalex.org/W1606407305","https://openalex.org/W1836230231","https://openalex.org/W1842426551","https://openalex.org/W1970577168","https://openalex.org/W1977976273","https://openalex.org/W2078878966","https://openalex.org/W2102635904","https://openalex.org/W2104794633","https://openalex.org/W2115129967","https://openalex.org/W2118249063","https://openalex.org/W2128890914","https://openalex.org/W2133357303","https://openalex.org/W2157606717","https://openalex.org/W2157914981","https://openalex.org/W2157926305","https://openalex.org/W2160184383","https://openalex.org/W2162956329","https://openalex.org/W2165780274","https://openalex.org/W2167850060","https://openalex.org/W2168019708","https://openalex.org/W2171203100","https://openalex.org/W4243832265","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W1601573060","https://openalex.org/W2028682231","https://openalex.org/W1536393281","https://openalex.org/W2184193821","https://openalex.org/W2101485986","https://openalex.org/W2254292019","https://openalex.org/W2437760820","https://openalex.org/W1975676954","https://openalex.org/W2547030302","https://openalex.org/W1576659905"],"abstract_inverted_index":{"While":[0],"the":[1,11,65,69,128,156,163],"development":[2,138],"of":[3,139,155],"reconfigurable":[4,70,125,146],"analog":[5,147],"platforms":[6],"is":[7],"a":[8,20,33,124,145,152],"blossoming":[9],"field,":[10],"tradeoff":[12],"between":[13],"usability":[14],"and":[15,68,91,108,114],"flexibility":[16],"continues":[17],"to":[18,36,44,98,122,144,158],"be":[19,42,58,159],"major":[21],"barrier.":[22],"Field":[23],"Programmable":[24],"Analog":[25],"Arrays":[26],"(FPAAs)":[27],"built":[28,43,59,75],"with":[29],"translinear":[30,51,55,140],"elements":[31,67],"offer":[32],"promising":[34],"solution":[35],"this":[37],"problem.":[38],"These":[39,93],"FPAAs":[40,56,141],"can":[41,57],"use":[45],"previously":[46],"developed":[47],"synthesis":[48],"procedures":[49],"for":[50,151],"circuits.":[52],"Furthermore,":[53],"large-scale":[54],"using":[60,76],"floating-gate":[61],"transistors":[62],"as":[63],"both":[64],"computational":[66],"interconnect":[71],"network.":[72],"An":[73],"FPAA":[74],"Multiple":[77],"Input":[78],"Translinear":[79],"Elements":[80],"(MITEs)":[81],"has":[82],"been":[83,96,118],"designed,":[84],"fabricated":[85],"in":[86,120],"0.35":[87],"\u03bc":[88],"m":[89],"CMOS,":[90],"tested.":[92],"devices":[94],"have":[95,117],"programmed":[97],"implement":[99,123],"various":[100],"circuits":[101,129],"including":[102],"multipliers,":[103],"squaring":[104],"circuits,":[105],"RMS-to-DC":[106],"converters,":[107],"filters.":[109],"In":[110],"addition,":[111],"synthesis,":[112],"place-and-route,":[113],"programming":[115],"tools":[116],"created":[119],"order":[121],"system":[126,148],"where":[127],"implemented":[130],"are":[131],"described":[132],"only":[133],"by":[134],"equations.":[135],"The":[136],"continued":[137],"will":[142],"lead":[143],"that":[149],"allows":[150],"large":[153],"portion":[154],"design":[157],"abstracted":[160],"away":[161],"from":[162],"user.":[164]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":7},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":6},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}