{"id":"https://openalex.org/W2129523661","doi":"https://doi.org/10.1109/tvlsi.2010.2089543","title":"Transition-Code Based Linearity Test Method for Pipelined ADCs With Digital Error Correction","display_name":"Transition-Code Based Linearity Test Method for Pipelined ADCs With Digital Error Correction","publication_year":2010,"publication_date":"2010-12-09","ids":{"openalex":"https://openalex.org/W2129523661","doi":"https://doi.org/10.1109/tvlsi.2010.2089543","mag":"2129523661"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2010.2089543","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2089543","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102142852","display_name":"Jin-Fu Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Jin-Fu Lin","raw_affiliation_strings":["National Cheng Kung University, Tainan County, Taiwan","National Cheng Kung University, Tainan,  Taiwan"],"affiliations":[{"raw_affiliation_string":"National Cheng Kung University, Tainan County, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"National Cheng Kung University, Tainan,  Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102009274","display_name":"Soon-Jyh Chang","orcid":"https://orcid.org/0000-0001-7578-9745"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Soon-Jyh Chang","raw_affiliation_strings":["National Cheng Kung University, Tainan County, Taiwan","National Cheng Kung University, Tainan,  Taiwan"],"affiliations":[{"raw_affiliation_string":"National Cheng Kung University, Tainan County, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"National Cheng Kung University, Tainan,  Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072364790","display_name":"Te-Chieh Kung","orcid":null},"institutions":[{"id":"https://openalex.org/I2753814022","display_name":"China University of Science and Technology","ror":"https://ror.org/03sfb9j07","country_code":"TW","type":"education","lineage":["https://openalex.org/I2753814022"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Te-Chieh Kung","raw_affiliation_strings":["ALi Technology, Taipei, Taiwan","ALi Technol., Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"ALi Technology, Taipei, Taiwan","institution_ids":["https://openalex.org/I2753814022"]},{"raw_affiliation_string":"ALi Technol., Taipei, Taiwan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064792686","display_name":"Hsin-Wen Ting","orcid":"https://orcid.org/0000-0002-0273-8194"},"institutions":[{"id":"https://openalex.org/I89178830","display_name":"National Kaohsiung University of Applied Sciences","ror":"https://ror.org/04wydzr61","country_code":"TW","type":"education","lineage":["https://openalex.org/I89178830"]},{"id":"https://openalex.org/I192168892","display_name":"National University of Kaohsiung","ror":"https://ror.org/013zjb662","country_code":"TW","type":"education","lineage":["https://openalex.org/I192168892"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hsin-Wen Ting","raw_affiliation_strings":["National Kaohsiung University of Applied Sciences, Kaohsiung, Taiwan","Nat. Kaohsiung Univ. of Appl. Sci., Kaohsiung, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Kaohsiung University of Applied Sciences, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I89178830"]},{"raw_affiliation_string":"Nat. Kaohsiung Univ. of Appl. Sci., Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I192168892"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043977960","display_name":"Chih\u2010Hao Huang","orcid":"https://orcid.org/0000-0002-7646-9695"},"institutions":[{"id":"https://openalex.org/I875649924","display_name":"Himax (Taiwan)","ror":"https://ror.org/00xk9wg94","country_code":"TW","type":"company","lineage":["https://openalex.org/I875649924"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chih-Hao Huang","raw_affiliation_strings":["Himax Technologies, Inc., Tainan County, Taiwan","Himax Technol., Tainan, Taiwan"],"affiliations":[{"raw_affiliation_string":"Himax Technologies, Inc., Tainan County, Taiwan","institution_ids":["https://openalex.org/I875649924"]},{"raw_affiliation_string":"Himax Technol., Tainan, Taiwan","institution_ids":["https://openalex.org/I875649924"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5102142852"],"corresponding_institution_ids":["https://openalex.org/I91807558"],"apc_list":null,"apc_paid":null,"fwci":1.4779,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.82558369,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":"19","issue":"12","first_page":"2158","last_page":"2169"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.8153111934661865},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7062098383903503},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.5872259736061096},{"id":"https://openalex.org/keywords/histogram","display_name":"Histogram","score":0.513302743434906},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.49985766410827637},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4890895485877991},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48410117626190186},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.4567003548145294},{"id":"https://openalex.org/keywords/test-method","display_name":"Test method","score":0.4541943669319153},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.4413285255432129},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4143725037574768},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.41151198744773865},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.32036352157592773},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.20004013180732727},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.16349998116493225},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15022265911102295},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10663914680480957},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10268503427505493},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08651089668273926}],"concepts":[{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.8153111934661865},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7062098383903503},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.5872259736061096},{"id":"https://openalex.org/C53533937","wikidata":"https://www.wikidata.org/wiki/Q185020","display_name":"Histogram","level":3,"score":0.513302743434906},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.49985766410827637},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4890895485877991},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48410117626190186},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.4567003548145294},{"id":"https://openalex.org/C132519959","wikidata":"https://www.wikidata.org/wiki/Q3077373","display_name":"Test method","level":2,"score":0.4541943669319153},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.4413285255432129},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4143725037574768},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.41151198744773865},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.32036352157592773},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.20004013180732727},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.16349998116493225},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15022265911102295},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10663914680480957},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10268503427505493},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08651089668273926},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2010.2089543","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2089543","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1907528811","https://openalex.org/W1981756115","https://openalex.org/W1983825831","https://openalex.org/W2012907767","https://openalex.org/W2032514868","https://openalex.org/W2033845134","https://openalex.org/W2068822021","https://openalex.org/W2106243952","https://openalex.org/W2109640989","https://openalex.org/W2120402734","https://openalex.org/W2120864233","https://openalex.org/W2123816021","https://openalex.org/W2129182275","https://openalex.org/W2134974905","https://openalex.org/W2136522424","https://openalex.org/W2137740093","https://openalex.org/W2140351762","https://openalex.org/W2160322785","https://openalex.org/W2163783855","https://openalex.org/W2187548090","https://openalex.org/W2970906998","https://openalex.org/W2989122318","https://openalex.org/W6639903313","https://openalex.org/W6645999189","https://openalex.org/W6684031600"],"related_works":["https://openalex.org/W2023858428","https://openalex.org/W2126963364","https://openalex.org/W2538259895","https://openalex.org/W2218509615","https://openalex.org/W2051287254","https://openalex.org/W2168668096","https://openalex.org/W2088446200","https://openalex.org/W2772849248","https://openalex.org/W2103379178","https://openalex.org/W2131154356"],"abstract_inverted_index":{"A":[0],"transition-code":[1],"based":[2,122],"method":[3,72,94],"is":[4,50],"proposed":[5,51,71,93],"to":[6,29,32,52,59],"reduce":[7],"the":[8,34,64,67,70,92,114,119],"linearity":[9,36],"testing":[10],"time":[11],"of":[12,38,66,86,113,118],"pipelined":[13,40,61,77,104],"analog-to-digital":[14],"converters":[15],"(ADCs).":[16],"By":[17],"employing":[18],"specific":[19,25],"architecture-dependent":[20],"rules,":[21],"only":[22,111],"a":[23,39,44,87,101],"few":[24],"transition":[26,56],"codes":[27,57],"need":[28],"be":[30,74],"measured":[31,116],"accomplish":[33],"accurate":[35],"test":[37,98],"ADC.":[41],"In":[42],"addition,":[43],"simple":[45],"digital":[46,80],"Design-for-Test":[47],"(DfT)":[48],"circuit":[49],"help":[53,65],"correctly":[54],"detect":[55],"corresponding":[58],"each":[60],"stage.":[62],"With":[63],"DfT":[68],"circuit,":[69],"can":[73,95],"applied":[75],"for":[76,100],"ADCs":[78],"with":[79,106],"error":[81],"correction":[82],"(DEC).":[83],"Experimental":[84],"results":[85],"practical":[88],"chip":[89],"show":[90],"that":[91],"achieve":[96],"high":[97],"accuracy":[99],"12-bit":[102],"1.5-bit/stage":[103],"ADC":[105],"different":[107],"nonlinearities":[108],"by":[109],"measuring":[110],"9.3%":[112],"total":[115],"samples":[117],"conventional":[120],"histogram":[121],"method.":[123]},"counts_by_year":[{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}