{"id":"https://openalex.org/W2109034578","doi":"https://doi.org/10.1109/tvlsi.2010.2081693","title":"High Productivity Circuit Methodology for a Semi-Custom Embedded Processor","display_name":"High Productivity Circuit Methodology for a Semi-Custom Embedded Processor","publication_year":2010,"publication_date":"2010-11-05","ids":{"openalex":"https://openalex.org/W2109034578","doi":"https://doi.org/10.1109/tvlsi.2010.2081693","mag":"2109034578"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2010.2081693","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2081693","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108222028","display_name":"David Kidd","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127325","display_name":"Broadcom (United States)","ror":"https://ror.org/035gt5s03","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127325"]},{"id":"https://openalex.org/I1296127346","display_name":"Broadcom (Israel)","ror":"https://ror.org/01jsrac29","country_code":"IL","type":"company","lineage":["https://openalex.org/I1296127346","https://openalex.org/I4210127325"]}],"countries":["IL","US"],"is_corresponding":true,"raw_author_name":"David Kidd","raw_affiliation_strings":["Broadband Communications Group, Broadcom Corporation, Santa Clara, CA, USA","Broadband Commun. Group, Broadcom Corp., Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Broadband Communications Group, Broadcom Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210127325"]},{"raw_affiliation_string":"Broadband Commun. Group, Broadcom Corp., Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1296127346"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028552396","display_name":"Keven Dunn","orcid":null},"institutions":[{"id":"https://openalex.org/I1296127346","display_name":"Broadcom (Israel)","ror":"https://ror.org/01jsrac29","country_code":"IL","type":"company","lineage":["https://openalex.org/I1296127346","https://openalex.org/I4210127325"]},{"id":"https://openalex.org/I4210127325","display_name":"Broadcom (United States)","ror":"https://ror.org/035gt5s03","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127325"]}],"countries":["IL","US"],"is_corresponding":false,"raw_author_name":"Keven Dunn","raw_affiliation_strings":["Broadband Communications Group, Broadcom Corporation, Santa Clara, CA, USA","Broadband Commun. Group, Broadcom Corp., Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Broadband Communications Group, Broadcom Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210127325"]},{"raw_affiliation_string":"Broadband Commun. Group, Broadcom Corp., Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1296127346"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025336381","display_name":"Steve Nishimoto","orcid":null},"institutions":[{"id":"https://openalex.org/I1296127346","display_name":"Broadcom (Israel)","ror":"https://ror.org/01jsrac29","country_code":"IL","type":"company","lineage":["https://openalex.org/I1296127346","https://openalex.org/I4210127325"]},{"id":"https://openalex.org/I4210127325","display_name":"Broadcom (United States)","ror":"https://ror.org/035gt5s03","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127325"]}],"countries":["IL","US"],"is_corresponding":false,"raw_author_name":"Steve Nishimoto","raw_affiliation_strings":["Broadband Communications Group, Broadcom Corporation, Santa Clara, CA, USA","Broadband Commun. Group, Broadcom Corp., Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Broadband Communications Group, Broadcom Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210127325"]},{"raw_affiliation_string":"Broadband Commun. Group, Broadcom Corp., Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1296127346"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103540772","display_name":"Lief O'Donnell","orcid":null},"institutions":[{"id":"https://openalex.org/I1296127346","display_name":"Broadcom (Israel)","ror":"https://ror.org/01jsrac29","country_code":"IL","type":"company","lineage":["https://openalex.org/I1296127346","https://openalex.org/I4210127325"]},{"id":"https://openalex.org/I4210127325","display_name":"Broadcom (United States)","ror":"https://ror.org/035gt5s03","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127325"]}],"countries":["IL","US"],"is_corresponding":false,"raw_author_name":"Lief O'Donnell","raw_affiliation_strings":["Broadband Communications Group, Broadcom Corporation, Santa Clara, CA, USA","Broadband Commun. Group, Broadcom Corp., Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Broadband Communications Group, Broadcom Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210127325"]},{"raw_affiliation_string":"Broadband Commun. Group, Broadcom Corp., Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1296127346"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101793594","display_name":"D. Rodriguez","orcid":"https://orcid.org/0000-0003-0894-5175"},"institutions":[{"id":"https://openalex.org/I4210127325","display_name":"Broadcom (United States)","ror":"https://ror.org/035gt5s03","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127325"]},{"id":"https://openalex.org/I1296127346","display_name":"Broadcom (Israel)","ror":"https://ror.org/01jsrac29","country_code":"IL","type":"company","lineage":["https://openalex.org/I1296127346","https://openalex.org/I4210127325"]}],"countries":["IL","US"],"is_corresponding":false,"raw_author_name":"D. Rodriguez","raw_affiliation_strings":["Broadband Communications Group, Broadcom Corporation, Santa Clara, CA, USA","Broadband Commun. Group, Broadcom Corp., Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Broadband Communications Group, Broadcom Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210127325"]},{"raw_affiliation_string":"Broadband Commun. Group, Broadcom Corp., Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1296127346"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5108222028"],"corresponding_institution_ids":["https://openalex.org/I1296127346","https://openalex.org/I4210127325"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.15534355,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"19","issue":"12","first_page":"2339","last_page":"2342"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.7266055941581726},{"id":"https://openalex.org/keywords/domino","display_name":"Domino","score":0.6371245384216309},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.631891131401062},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5418882966041565},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5324597954750061},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4809945821762085},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.42322638630867004},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.417511522769928},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.41306090354919434},{"id":"https://openalex.org/keywords/electronics","display_name":"Electronics","score":0.4120349586009979},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2720538377761841},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2431778907775879},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18329590559005737}],"concepts":[{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.7266055941581726},{"id":"https://openalex.org/C2776416436","wikidata":"https://www.wikidata.org/wiki/Q3751781","display_name":"Domino","level":3,"score":0.6371245384216309},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.631891131401062},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5418882966041565},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5324597954750061},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4809945821762085},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.42322638630867004},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.417511522769928},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.41306090354919434},{"id":"https://openalex.org/C138331895","wikidata":"https://www.wikidata.org/wiki/Q11650","display_name":"Electronics","level":2,"score":0.4120349586009979},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2720538377761841},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2431778907775879},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18329590559005737},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C161790260","wikidata":"https://www.wikidata.org/wiki/Q82264","display_name":"Catalysis","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2010.2081693","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2081693","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Decent work and economic growth","score":0.4300000071525574,"id":"https://metadata.un.org/sdg/8"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2078506771","https://openalex.org/W2112833506","https://openalex.org/W2126983197","https://openalex.org/W2148514992","https://openalex.org/W2162133459"],"related_works":["https://openalex.org/W2197466303","https://openalex.org/W1984298705","https://openalex.org/W2117255572","https://openalex.org/W2007450186","https://openalex.org/W1748531671","https://openalex.org/W4247130854","https://openalex.org/W4386159957","https://openalex.org/W1981301448","https://openalex.org/W1497518879","https://openalex.org/W2363829830"],"abstract_inverted_index":{"A":[0,15,49],"high":[1],"productivity":[2],"methodology":[3,39],"for":[4,34,54],"implementing":[5],"custom":[6,35],"circuit":[7],"blocks":[8],"inside":[9],"a":[10,25],"synthesized":[11],"microprocessor":[12,52],"is":[13,60],"presented.":[14],"cell-based":[16],"design":[17,38],"style":[18],"and":[19,28,45],"script-based":[20],"preroutes":[21],"are":[22],"used":[23],"with":[24,62],"commercial":[26],"place":[27],"route":[29],"tool,":[30],"enabling":[31],"fast":[32],"layout":[33],"blocks.":[36],"The":[37],"supports":[40],"domino":[41],"logic,":[42],"register":[43],"files,":[44],"random":[46],"logic":[47],"designs.":[48],"semi-custom":[50],"MIPS":[51],"targeted":[53],"the":[55],"high-volume":[56],"consumer":[57],"electronics":[58],"market":[59],"implemented":[61],"this":[63],"methodology.":[64]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}