{"id":"https://openalex.org/W2105084502","doi":"https://doi.org/10.1109/tvlsi.2010.2081387","title":"Low Cost Hardware Implementation of Logarithm Approximation","display_name":"Low Cost Hardware Implementation of Logarithm Approximation","publication_year":2010,"publication_date":"2010-11-05","ids":{"openalex":"https://openalex.org/W2105084502","doi":"https://doi.org/10.1109/tvlsi.2010.2081387","mag":"2105084502"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2010.2081387","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2081387","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/10251/35461","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082101963","display_name":"R. Guti\u00e9rrez","orcid":"https://orcid.org/0000-0002-6391-2168"},"institutions":[{"id":"https://openalex.org/I111262870","display_name":"Universitat de Miguel Hern\u00e1ndez d'Elx","ror":"https://ror.org/01azzms13","country_code":"ES","type":"education","lineage":["https://openalex.org/I111262870"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"R. Gutierrez","raw_affiliation_strings":["Departamento de F\u00edsica y Arquitectura de Computadores, Universidad Miguel Hernandez de Elche, Alicante, Spain","Dept. de Fis. y Arquitectura de Comput., Univ. Miguel Hernandez, Alicante, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departamento de F\u00edsica y Arquitectura de Computadores, Universidad Miguel Hernandez de Elche, Alicante, Spain","institution_ids":["https://openalex.org/I111262870"]},{"raw_affiliation_string":"Dept. de Fis. y Arquitectura de Comput., Univ. Miguel Hernandez, Alicante, Spain","institution_ids":["https://openalex.org/I111262870"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005437595","display_name":"Javier Valls","orcid":"https://orcid.org/0000-0002-9390-5022"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J. Valls","raw_affiliation_strings":["Departamento de Ingenier\u00eda electronica, Universidad Polit\u00e9cnica de Valencia, Valencia, Spain","Dept. de Ing. Electron., Univ. Politec. de Valencia, Valencia, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departamento de Ingenier\u00eda electronica, Universidad Polit\u00e9cnica de Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]},{"raw_affiliation_string":"Dept. de Ing. Electron., Univ. Politec. de Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":2.5953,"has_fulltext":false,"cited_by_count":67,"citation_normalized_percentile":{"value":0.89615542,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":99},"biblio":{"volume":"19","issue":"12","first_page":"2326","last_page":"2330"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logarithm","display_name":"Logarithm","score":0.7793586254119873},{"id":"https://openalex.org/keywords/interpolation","display_name":"Interpolation (computer graphics)","score":0.7485156655311584},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.641803503036499},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5912210941314697},{"id":"https://openalex.org/keywords/piecewise","display_name":"Piecewise","score":0.5688729286193848},{"id":"https://openalex.org/keywords/piecewise-linear-function","display_name":"Piecewise linear function","score":0.5525156259536743},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.53531813621521},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5036186575889587},{"id":"https://openalex.org/keywords/approximation-error","display_name":"Approximation error","score":0.4860875904560089},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.44984009861946106},{"id":"https://openalex.org/keywords/approximation-theory","display_name":"Approximation theory","score":0.44866546988487244},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.43711966276168823},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.43339988589286804},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4062720239162445},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.37543541193008423},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.3692302405834198},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33125513792037964},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.28166064620018005},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10270479321479797},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.08992132544517517},{"id":"https://openalex.org/keywords/mathematical-analysis","display_name":"Mathematical analysis","score":0.08862671256065369}],"concepts":[{"id":"https://openalex.org/C39927690","wikidata":"https://www.wikidata.org/wiki/Q11197","display_name":"Logarithm","level":2,"score":0.7793586254119873},{"id":"https://openalex.org/C137800194","wikidata":"https://www.wikidata.org/wiki/Q11713455","display_name":"Interpolation (computer graphics)","level":3,"score":0.7485156655311584},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.641803503036499},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5912210941314697},{"id":"https://openalex.org/C164660894","wikidata":"https://www.wikidata.org/wiki/Q2037833","display_name":"Piecewise","level":2,"score":0.5688729286193848},{"id":"https://openalex.org/C17095337","wikidata":"https://www.wikidata.org/wiki/Q2375229","display_name":"Piecewise linear function","level":2,"score":0.5525156259536743},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.53531813621521},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5036186575889587},{"id":"https://openalex.org/C122383733","wikidata":"https://www.wikidata.org/wiki/Q865920","display_name":"Approximation error","level":2,"score":0.4860875904560089},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.44984009861946106},{"id":"https://openalex.org/C145242015","wikidata":"https://www.wikidata.org/wiki/Q774123","display_name":"Approximation theory","level":2,"score":0.44866546988487244},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.43711966276168823},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.43339988589286804},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4062720239162445},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.37543541193008423},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.3692302405834198},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33125513792037964},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.28166064620018005},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10270479321479797},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.08992132544517517},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.08862671256065369},{"id":"https://openalex.org/C104114177","wikidata":"https://www.wikidata.org/wiki/Q79782","display_name":"Motion (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2010.2081387","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2081387","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:riunet.upv.es:10251/35461","is_oa":true,"landing_page_url":"http://hdl.handle.net/10251/35461","pdf_url":null,"source":{"id":"https://openalex.org/S4306400639","display_name":"RiuNet (Universitat Polit\u00e8cnica de Val\u00e8ncia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I60053951","host_organization_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","host_organization_lineage":["https://openalex.org/I60053951"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:riunet.upv.es:10251/35461","is_oa":true,"landing_page_url":"http://hdl.handle.net/10251/35461","pdf_url":null,"source":{"id":"https://openalex.org/S4306400639","display_name":"RiuNet (Universitat Polit\u00e8cnica de Val\u00e8ncia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I60053951","host_organization_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","host_organization_lineage":["https://openalex.org/I60053951"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[{"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11","score":0.4300000071525574}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1505109187","https://openalex.org/W1972448887","https://openalex.org/W1977680859","https://openalex.org/W1986198459","https://openalex.org/W1994249587","https://openalex.org/W2056933915","https://openalex.org/W2059218551","https://openalex.org/W2110953186","https://openalex.org/W2111013824","https://openalex.org/W2113090551","https://openalex.org/W2113542749","https://openalex.org/W2122685238","https://openalex.org/W2123135716","https://openalex.org/W2130956968","https://openalex.org/W2133613775","https://openalex.org/W2168590567","https://openalex.org/W2406527207"],"related_works":["https://openalex.org/W3022269072","https://openalex.org/W2044115164","https://openalex.org/W4308701628","https://openalex.org/W2014137052","https://openalex.org/W2171221472","https://openalex.org/W4318613422","https://openalex.org/W3126968686","https://openalex.org/W2108297731","https://openalex.org/W1859974437","https://openalex.org/W3177870706"],"abstract_inverted_index":{"A":[0],"low":[1,62],"cost,":[2],"high-speed":[3],"architecture":[4,47],"for":[5],"the":[6,9,18,42,56],"computation":[7],"of":[8],"binary":[10],"logarithm":[11],"is":[12,15],"proposed.":[13],"It":[14],"based":[16],"on":[17],"Mitchell":[19],"approximation":[20],"with":[21,29,60],"two":[22],"correction":[23,38],"stages:":[24],"a":[25,36],"piecewise":[26,43],"linear":[27],"interpolation":[28,44],"power-of-two":[30],"slopes":[31],"and":[32,35,55,68],"truncated":[33],"mantissa,":[34],"LUT-based":[37],"stage":[39],"that":[40],"correct":[41],"error.":[45],"The":[46],"has":[48],"been":[49],"implemented":[50],"in":[51],"an":[52],"FPGA":[53],"device":[54],"results":[57],"are":[58],"compared":[59],"other":[61],"cost":[63],"architectures":[64],"requiring":[65],"less":[66],"area":[67],"achieving":[69],"high-speed.":[70]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":8},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":8},{"year":2017,"cited_by_count":7},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":1}],"updated_date":"2026-08-27T14:10:00.468798","created_date":"2025-10-10T00:00:00"}