{"id":"https://openalex.org/W2111158608","doi":"https://doi.org/10.1109/tvlsi.2010.2079339","title":"An Analytical Model Relating FPGA Architecture to Logic Density and Depth","display_name":"An Analytical Model Relating FPGA Architecture to Logic Density and Depth","publication_year":2010,"publication_date":"2010-11-05","ids":{"openalex":"https://openalex.org/W2111158608","doi":"https://doi.org/10.1109/tvlsi.2010.2079339","mag":"2111158608"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2010.2079339","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2079339","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022760732","display_name":"Joydip Das","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Joydip Das","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","Dept. of Electr. & Comput. Eng., Univ. of British Columbia., Vancouver, BC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of British Columbia., Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111918578","display_name":"Andrew Lam","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Andrew Lam","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","Dept. of Electr. & Comput. Eng., Univ. of British Columbia., Vancouver, BC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of British Columbia., Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013246362","display_name":"Steven J. E. Wilton","orcid":"https://orcid.org/0000-0002-1241-6690"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Steven J. E. Wilton","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","Dept. of Electr. & Comput. Eng., Univ. of British Columbia., Vancouver, BC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of British Columbia., Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5107994859","display_name":"Philip H. W. Leong","orcid":"https://orcid.org/0000-0002-3923-3499"},"institutions":[{"id":"https://openalex.org/I129604602","display_name":"The University of Sydney","ror":"https://ror.org/0384j8v12","country_code":"AU","type":"education","lineage":["https://openalex.org/I129604602"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Philip H. W. Leong","raw_affiliation_strings":["School of Electrical and Information Engineering, University of Sydney, NSW, Australia","Sch. of Electr. & Inf. Eng., Univ. of Sydney, Sydney, NSW, Australia#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Information Engineering, University of Sydney, NSW, Australia","institution_ids":["https://openalex.org/I129604602"]},{"raw_affiliation_string":"Sch. of Electr. & Inf. Eng., Univ. of Sydney, Sydney, NSW, Australia#TAB#","institution_ids":["https://openalex.org/I129604602"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043749887","display_name":"Wayne Luk","orcid":null},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Wayne Luk","raw_affiliation_strings":["Department of Computing, Imperial College London, London, UK","Dept. of Comput., Imperial Coll., London, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computing, Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Dept. of Comput., Imperial Coll., London, UK","institution_ids":["https://openalex.org/I47508984"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.6077,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.90351578,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"19","issue":"12","first_page":"2229","last_page":"2242"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.895156741142273},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.8668889999389648},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6918436884880066},{"id":"https://openalex.org/keywords/cluster-analysis","display_name":"Cluster analysis","score":0.6410092115402222},{"id":"https://openalex.org/keywords/table","display_name":"Table (database)","score":0.578935980796814},{"id":"https://openalex.org/keywords/cluster","display_name":"Cluster (spacecraft)","score":0.5015192031860352},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.48680755496025085},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.48029395937919617},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.47731074690818787},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.46895474195480347},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4608366787433624},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.4180294871330261},{"id":"https://openalex.org/keywords/complement","display_name":"Complement (music)","score":0.4155629873275757},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4061717391014099},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.37813007831573486},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.33345362544059753},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.29531508684158325},{"id":"https://openalex.org/keywords/data-mining","display_name":"Data mining","score":0.1847492754459381},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1751793622970581},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.0860862135887146}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.895156741142273},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.8668889999389648},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6918436884880066},{"id":"https://openalex.org/C73555534","wikidata":"https://www.wikidata.org/wiki/Q622825","display_name":"Cluster analysis","level":2,"score":0.6410092115402222},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.578935980796814},{"id":"https://openalex.org/C164866538","wikidata":"https://www.wikidata.org/wiki/Q367351","display_name":"Cluster (spacecraft)","level":2,"score":0.5015192031860352},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.48680755496025085},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.48029395937919617},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.47731074690818787},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.46895474195480347},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4608366787433624},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.4180294871330261},{"id":"https://openalex.org/C112313634","wikidata":"https://www.wikidata.org/wiki/Q7886648","display_name":"Complement (music)","level":5,"score":0.4155629873275757},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4061717391014099},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.37813007831573486},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.33345362544059753},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.29531508684158325},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.1847492754459381},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1751793622970581},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0860862135887146},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C127716648","wikidata":"https://www.wikidata.org/wiki/Q104053","display_name":"Phenotype","level":3,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C188082640","wikidata":"https://www.wikidata.org/wiki/Q1780899","display_name":"Complementation","level":4,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/tvlsi.2010.2079339","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2079339","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.225.441","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.225.441","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.ubc.ca/%7Estevew/papers/pdf/tvlsi10_das.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.310.1857","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.310.1857","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.doc.ic.ac.uk/~wl/papers/11/tvlsi11jd.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Sustainable cities and communities","score":0.550000011920929,"id":"https://metadata.un.org/sdg/11"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1480183640","https://openalex.org/W1523051745","https://openalex.org/W1590243758","https://openalex.org/W1762720839","https://openalex.org/W1970296212","https://openalex.org/W1989477191","https://openalex.org/W1991530123","https://openalex.org/W1998292918","https://openalex.org/W2010988671","https://openalex.org/W2015540924","https://openalex.org/W2029541370","https://openalex.org/W2039288205","https://openalex.org/W2040754313","https://openalex.org/W2051503913","https://openalex.org/W2105715355","https://openalex.org/W2110265185","https://openalex.org/W2113645429","https://openalex.org/W2131696304","https://openalex.org/W2143067779","https://openalex.org/W2151872233","https://openalex.org/W2163064147","https://openalex.org/W4241806018","https://openalex.org/W6628664065","https://openalex.org/W6638025642"],"related_works":["https://openalex.org/W2003435315","https://openalex.org/W4239932082","https://openalex.org/W2477477398","https://openalex.org/W2366554144","https://openalex.org/W2107701025","https://openalex.org/W2140645577","https://openalex.org/W2024574431","https://openalex.org/W2977557576","https://openalex.org/W2182005210","https://openalex.org/W2121539644"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3,18],"analytical":[4],"model":[5,24,78,86],"that":[6,44,76],"relates":[7,25],"FPGA":[8,19,91,116,127],"architectural":[9,92],"parameters":[10],"to":[11,39,72,94,118],"the":[12,23,26,29,33,40,53,61,64,85,96,104,108,123],"logic":[13,43],"size":[14],"and":[15,32,51,60,69,121],"depth":[16,62],"of":[17,35,42,55,63,107,125],"implementation.":[20],"In":[21],"particular,":[22],"lookup-table":[27,50],"size,":[28,31],"cluster":[30,38],"number":[34,54],"inputs":[36,57],"per":[37,58],"amount":[41],"can":[45,87],"be":[46,88],"packed":[47],"into":[48],"each":[49],"cluster,":[52,59],"used":[56,89],"circuit":[65],"after":[66],"technology":[67],"mapping":[68],"clustering.":[70],"Comparison":[71],"experimental":[73,97],"results":[74],"shows":[75],"our":[77],"has":[79],"good":[80],"accuracy.":[81],"We":[82],"illustrate":[83],"how":[84],"in":[90],"investigations":[93],"complement":[95],"approach.":[98],"The":[99],"model's":[100],"accuracy,":[101],"combined":[102],"with":[103],"simple":[105],"form":[106],"equations,":[109],"make":[110],"them":[111],"a":[112],"powerful":[113],"tool":[114],"for":[115],"architects":[117],"better":[119],"understand":[120],"guide":[122],"development":[124],"future":[126],"architectures.":[128]},"counts_by_year":[{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}