{"id":"https://openalex.org/W2102019575","doi":"https://doi.org/10.1109/tvlsi.2010.2078526","title":"A Routing-Aware ILS Design Technique","display_name":"A Routing-Aware ILS Design Technique","publication_year":2010,"publication_date":"2010-10-19","ids":{"openalex":"https://openalex.org/W2102019575","doi":"https://doi.org/10.1109/tvlsi.2010.2078526","mag":"2102019575"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2010.2078526","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2078526","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5114047012","display_name":"Shibaji Banerjee","orcid":null},"institutions":[{"id":"https://openalex.org/I36234482","display_name":"University of Bristol","ror":"https://ror.org/0524sp257","country_code":"GB","type":"education","lineage":["https://openalex.org/I36234482"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Shibaji Banerjee","raw_affiliation_strings":["Department of Computer Science, University of Bristol, Bristol, UK","Department of Computer Science University of Bristol  Bristol UK"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Bristol, Bristol, UK","institution_ids":["https://openalex.org/I36234482"]},{"raw_affiliation_string":"Department of Computer Science University of Bristol  Bristol UK","institution_ids":["https://openalex.org/I36234482"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081683515","display_name":"Jimson Mathew","orcid":"https://orcid.org/0000-0001-8247-9040"},"institutions":[{"id":"https://openalex.org/I36234482","display_name":"University of Bristol","ror":"https://ror.org/0524sp257","country_code":"GB","type":"education","lineage":["https://openalex.org/I36234482"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Jimson Mathew","raw_affiliation_strings":["Department of Computer Science, University of Bristol, Bristol, UK","Department of Computer Science University of Bristol  Bristol UK"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Bristol, Bristol, UK","institution_ids":["https://openalex.org/I36234482"]},{"raw_affiliation_string":"Department of Computer Science University of Bristol  Bristol UK","institution_ids":["https://openalex.org/I36234482"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113458314","display_name":"Dhiraj K. Pradhan","orcid":null},"institutions":[{"id":"https://openalex.org/I36234482","display_name":"University of Bristol","ror":"https://ror.org/0524sp257","country_code":"GB","type":"education","lineage":["https://openalex.org/I36234482"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Dhiraj K. Pradhan","raw_affiliation_strings":["Department of Computer Science, University of Bristol, Bristol, UK","Department of Computer Science University of Bristol  Bristol UK"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Bristol, Bristol, UK","institution_ids":["https://openalex.org/I36234482"]},{"raw_affiliation_string":"Department of Computer Science University of Bristol  Bristol UK","institution_ids":["https://openalex.org/I36234482"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067730042","display_name":"Bhargab B. Bhattacharya","orcid":"https://orcid.org/0000-0002-5890-2483"},"institutions":[{"id":"https://openalex.org/I6498739","display_name":"Indian Statistical Institute","ror":"https://ror.org/00q2w1j53","country_code":"IN","type":"education","lineage":["https://openalex.org/I6498739"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Bhargab B. Bhattacharya","raw_affiliation_strings":["Advanced Computing and Microelectronics Unit, Indian Statistical Institute, Kolkata, India","Adv. Comput. & Microelectron.Unit, Indian Stat. Inst., Kolkata, India"],"affiliations":[{"raw_affiliation_string":"Advanced Computing and Microelectronics Unit, Indian Statistical Institute, Kolkata, India","institution_ids":["https://openalex.org/I6498739"]},{"raw_affiliation_string":"Adv. Comput. & Microelectron.Unit, Indian Stat. Inst., Kolkata, India","institution_ids":["https://openalex.org/I6498739"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070359867","display_name":"Saraju P. Mohanty","orcid":"https://orcid.org/0000-0003-2959-6541"},"institutions":[{"id":"https://openalex.org/I123534392","display_name":"University of North Texas","ror":"https://ror.org/00v97ad02","country_code":"US","type":"education","lineage":["https://openalex.org/I123534392"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Saraju P. Mohanty","raw_affiliation_strings":["Department of Computer Science and Engineering, University of North Texas, Denton, TX, USA","Department of Computer Science and Engineering University of North Texas Denton, TX, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of North Texas, Denton, TX, USA","institution_ids":["https://openalex.org/I123534392"]},{"raw_affiliation_string":"Department of Computer Science and Engineering University of North Texas Denton, TX, USA","institution_ids":["https://openalex.org/I123534392"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5114047012"],"corresponding_institution_ids":["https://openalex.org/I36234482"],"apc_list":null,"apc_paid":null,"fwci":0.2525,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.58757903,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"19","issue":"12","first_page":"2335","last_page":"2338"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9925000071525574,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.6801800727844238},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6783059239387512},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6616536974906921},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6103094220161438},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.5549161434173584},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5481548309326172},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5201873779296875},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5200024247169495},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.41726869344711304},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4149738550186157},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.413968026638031},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3355717360973358},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.2583548426628113},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1643010675907135},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.10120290517807007}],"concepts":[{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.6801800727844238},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6783059239387512},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6616536974906921},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6103094220161438},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.5549161434173584},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5481548309326172},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5201873779296875},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5200024247169495},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.41726869344711304},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4149738550186157},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.413968026638031},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3355717360973358},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2583548426628113},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1643010675907135},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.10120290517807007},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/tvlsi.2010.2078526","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2078526","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:research-information.bris.ac.uk:openaire_cris_publications/6768ed0b-1c2d-4f24-a7a4-b7c76bb441c8","is_oa":false,"landing_page_url":"http://www.cs.bris.ac.uk/Publications/pub_master.jsp?id=2001381","pdf_url":null,"source":{"id":"https://openalex.org/S4306400895","display_name":"Bristol Research (University of Bristol)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I36234482","host_organization_name":"University of Bristol","host_organization_lineage":["https://openalex.org/I36234482"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Banerjee , S , Mathew , J , Pradhan , D K , Bhattacharya , B B & Mohanty , S P 2011 , ' A Routing-Aware ILS Design Technique ' , IEEE Transactions on Very Large Scale Integration (VLSI) Systems , vol. 19 , no. 12 , - , pp. 2335-2338 . https://doi.org/10.1109/TVLSI.2010.2078526","raw_type":"article"},{"id":"pmh:oai:research-information.bris.ac.uk:publications/6768ed0b-1c2d-4f24-a7a4-b7c76bb441c8","is_oa":false,"landing_page_url":"https://research-information.bris.ac.uk/en/publications/6768ed0b-1c2d-4f24-a7a4-b7c76bb441c8","pdf_url":null,"source":{"id":"https://openalex.org/S7407055359","display_name":"Explore Bristol Research","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Banerjee, S, Mathew, J, Pradhan, D K, Bhattacharya, B B & Mohanty, S P 2011, 'A Routing-Aware ILS Design Technique', IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 19, no. 12, -, pp. 2335-2338. https://doi.org/10.1109/TVLSI.2010.2078526","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Sustainable cities and communities","score":0.5099999904632568,"id":"https://metadata.un.org/sdg/11"}],"awards":[{"id":"https://openalex.org/G4481186863","display_name":null,"funder_award_id":"EP/G032904/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W415832010","https://openalex.org/W1479863711","https://openalex.org/W1820769975","https://openalex.org/W2039445796","https://openalex.org/W2095752765","https://openalex.org/W2118922141","https://openalex.org/W2122643352","https://openalex.org/W2130149750","https://openalex.org/W2159919870","https://openalex.org/W3148190347","https://openalex.org/W4249647124"],"related_works":["https://openalex.org/W2543176856","https://openalex.org/W1991935474","https://openalex.org/W2091533492","https://openalex.org/W2129713538","https://openalex.org/W2341817401","https://openalex.org/W2408214455","https://openalex.org/W1953724919","https://openalex.org/W2128148266","https://openalex.org/W1493811107","https://openalex.org/W3038280805"],"abstract_inverted_index":{"The":[0,42],"Illinois":[1],"Scan":[2],"Architecture":[3],"(ILS)":[4],"consists":[5],"of":[6,34,44,59,78,94],"several":[7],"scan":[8],"path":[9],"segments":[10,49],"and":[11,19],"is":[12,50,67],"useful":[13],"in":[14,65,86],"reducing":[15],"test":[16,20,80,96],"application":[17],"time":[18],"data":[21],"volume":[22],"for":[23],"high":[24],"density":[25],"chips.":[26],"In":[27],"this":[28],"paper,":[29],"we":[30],"propose":[31],"a":[32,79,90],"scheme":[33],"layout-aware":[35],"as":[36,38],"well":[37],"coverage-driven":[39],"ILS":[40,48],"design.":[41],"partitioning":[43],"the":[45,57,60,70,75,92],"flip-flops":[46,61],"into":[47],"determined":[51,68],"by":[52,69],"their":[53],"geometric":[54],"locations,":[55],"whereas":[56],"set":[58],"to":[62,82],"be":[63],"placed":[64],"parallel":[66],"minimum":[71],"incompatibility":[72],"relations":[73],"among":[74],"corresponding":[76],"bits":[77],"set,":[81],"enhance":[83],"fault":[84],"coverage":[85],"broadcast":[87],"mode.":[88],"As":[89],"result,":[91],"number":[93],"serial":[95],"patterns":[97],"also":[98],"reduces.":[99]},"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}