{"id":"https://openalex.org/W2097745015","doi":"https://doi.org/10.1109/tvlsi.2010.2073724","title":"Clock Distribution Networks in 3-D Integrated Systems","display_name":"Clock Distribution Networks in 3-D Integrated Systems","publication_year":2010,"publication_date":"2010-10-19","ids":{"openalex":"https://openalex.org/W2097745015","doi":"https://doi.org/10.1109/tvlsi.2010.2073724","mag":"2097745015"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2010.2073724","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2073724","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/170758","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031542707","display_name":"Vasilis F. Pavlidis","orcid":"https://orcid.org/0000-0002-4063-4652"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Vasilis F. Pavlidis","raw_affiliation_strings":["Integrated Systems Laboratory, EPF Lausanne, Lausanne, Switzerland","Integrated Systems Lab, EPFL,Lausanne,Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, EPF Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Integrated Systems Lab, EPFL,Lausanne,Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059641297","display_name":"Ioannis Savidis","orcid":"https://orcid.org/0000-0003-4230-1795"},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ioannis Savidis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Rochester, Rochester, NY, USA","Dept. of Electr. & Comput. Eng., Univ. of Rochester, Rochester, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Rochester, Rochester, NY, USA","institution_ids":["https://openalex.org/I5388228"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Rochester, Rochester, NY, USA","institution_ids":["https://openalex.org/I5388228"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053517349","display_name":"Eby G. Friedman","orcid":"https://orcid.org/0000-0002-5549-7160"},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eby G. Friedman","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Rochester, Rochester, NY, USA","Dept. of Electr. & Comput. Eng., Univ. of Rochester, Rochester, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Rochester, Rochester, NY, USA","institution_ids":["https://openalex.org/I5388228"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Rochester, Rochester, NY, USA","institution_ids":["https://openalex.org/I5388228"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.1872,"has_fulltext":false,"cited_by_count":48,"citation_normalized_percentile":{"value":0.92148314,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"19","issue":"12","first_page":"2256","last_page":"2266"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.8067540526390076},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.7621912956237793},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.728139340877533},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.6326479315757751},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5997928380966187},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.5744609832763672},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5359618663787842},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.5341037511825562},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.5291469693183899},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.5104114413261414},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.5096404552459717},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5085548162460327},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5082221031188965},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.5050976872444153},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.4785098135471344},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.43195974826812744},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.41540271043777466},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3344385027885437},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2570841908454895},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.24099817872047424},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10468074679374695}],"concepts":[{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.8067540526390076},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.7621912956237793},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.728139340877533},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.6326479315757751},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5997928380966187},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.5744609832763672},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5359618663787842},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.5341037511825562},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.5291469693183899},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.5104114413261414},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.5096404552459717},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5085548162460327},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5082221031188965},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.5050976872444153},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.4785098135471344},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.43195974826812744},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.41540271043777466},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3344385027885437},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2570841908454895},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.24099817872047424},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10468074679374695},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":6,"locations":[{"id":"doi:10.1109/tvlsi.2010.2073724","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2073724","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.300.7017","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.300.7017","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.rochester.edu/users/friedman/papers/TVLSI_11_3Dclock.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.709.3299","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.709.3299","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.man.ac.uk/%7Epavlidiv/pubs/TVLSI_11.pdf","raw_type":"text"},{"id":"pmh:oai:infoscience.epfl.ch:170758","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/170758","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},{"id":"pmh:oai:pure.atira.dk:openaire_cris_publications/38dd0944-bc54-465e-9189-fec9e1457e76","is_oa":false,"landing_page_url":"https://research.manchester.ac.uk/en/publications/38dd0944-bc54-465e-9189-fec9e1457e76","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Pavlidis, V F, Savidis, I & Friedman, E G 2011, 'Clock distribution networks in 3-D integrated systems', IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 19, no. 12, 5599895, pp. 2256-2266. https://doi.org/10.1109/TVLSI.2010.2073724","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:pure.atira.dk:publications/38dd0944-bc54-465e-9189-fec9e1457e76","is_oa":false,"landing_page_url":"https://www.research.manchester.ac.uk/portal/en/publications/clock-distribution-networks-in-3d-integrated-systems(38dd0944-bc54-465e-9189-fec9e1457e76).html","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Pavlidis, V F, Savidis, I & Friedman, E G 2011, 'Clock distribution networks in 3-D integrated systems', IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 19, no. 12, 5599895, pp. 2256-2266. https://doi.org/10.1109/TVLSI.2010.2073724","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:170758","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/170758","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1485756999","https://openalex.org/W1506613007","https://openalex.org/W1546169179","https://openalex.org/W1556480701","https://openalex.org/W2023264348","https://openalex.org/W2055510065","https://openalex.org/W2071003187","https://openalex.org/W2097839201","https://openalex.org/W2102089162","https://openalex.org/W2105844603","https://openalex.org/W2109314689","https://openalex.org/W2109725988","https://openalex.org/W2115246441","https://openalex.org/W2116426145","https://openalex.org/W2130324138","https://openalex.org/W2131239505","https://openalex.org/W2137807823","https://openalex.org/W2140177889","https://openalex.org/W2145135695","https://openalex.org/W2147890024","https://openalex.org/W2164789611","https://openalex.org/W2168506183","https://openalex.org/W2168866105","https://openalex.org/W3143351594","https://openalex.org/W4235746813"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W2617666058","https://openalex.org/W2803012234","https://openalex.org/W2090213929","https://openalex.org/W2144282137","https://openalex.org/W3006003651","https://openalex.org/W2165139624","https://openalex.org/W4249038728"],"abstract_inverted_index":{"3-D":[0,18,33,55,67,132],"integration":[1],"is":[2,38,45,73,119],"an":[3],"important":[4],"technology":[5],"that":[6,96],"addresses":[7],"fundamental":[8],"limitations":[9],"in":[10,40,104],"on-chip":[11],"interconnects.":[12],"Several":[13],"design":[14,125,134],"issues":[15],"related":[16],"to":[17,26],"circuits,":[19],"such":[20],"as":[21],"multiplane":[22],"synchronization,":[23],"however,":[24],"need":[25],"be":[27],"addressed.":[28],"A":[29],"comparison":[30],"of":[31,53,59,65,106,114,138,142],"three":[32,60],"clock":[34,77,88,116],"distribution":[35,117],"network":[36,118],"topologies":[37,89],"presented":[39],"this":[41],"paper.":[42],"Good":[43],"agreement":[44],"shown":[46],"between":[47],"the":[48,66,86,130],"modeled":[49],"and":[50,81,102,140],"experimental":[51],"results":[52],"a":[54,115,123],"test":[56,68],"circuit":[57,69],"composed":[58],"device":[61],"planes.":[62,144],"Successful":[63],"operation":[64],"at":[70],"1.4":[71],"GHz":[72],"demonstrated.":[74],"Clock":[75],"skew,":[76],"delay,":[78],"signal":[79],"slew,":[80],"power":[82],"dissipation":[83],"measurements":[84,94],"for":[85],"different":[87,107],"are":[90],"also":[91],"provided.":[92],"The":[93,110],"suggest":[95],"each":[97],"topology":[98],"provides":[99],"certain":[100],"advantages":[101],"disadvantages":[103],"terms":[105],"performance":[108],"criteria.":[109],"proper":[111],"choice,":[112],"consequently,":[113],"not":[120],"dictated":[121],"by":[122,129],"single":[124],"objective":[126],"but":[127],"rather":[128],"overall":[131],"system":[133],"requirements":[135],"including":[136],"availability":[137],"resources":[139],"number":[141],"bonded":[143]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":7},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}