{"id":"https://openalex.org/W2133454107","doi":"https://doi.org/10.1109/tvlsi.2010.2073489","title":"A Built-in Self-Diagnosis and Repair Design With Fail Pattern Identification for Memories","display_name":"A Built-in Self-Diagnosis and Repair Design With Fail Pattern Identification for Memories","publication_year":2010,"publication_date":"2010-10-05","ids":{"openalex":"https://openalex.org/W2133454107","doi":"https://doi.org/10.1109/tvlsi.2010.2073489","mag":"2133454107"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2010.2073489","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2073489","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110211418","display_name":"Chin-Lung Su","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Chin-Lung Su","raw_affiliation_strings":["Research and Development Department, Skymedi Corporation, Hsinchu, Taiwan","R&D Dept., Skymedi Corp., Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Research and Development Department, Skymedi Corporation, Hsinchu, Taiwan","institution_ids":[]},{"raw_affiliation_string":"R&D Dept., Skymedi Corp., Hsinchu, Taiwan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051484648","display_name":"Rei-Fu Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I173632517","display_name":"MediaTek (China)","ror":"https://ror.org/05xvgy636","country_code":"CN","type":"company","lineage":["https://openalex.org/I173632517","https://openalex.org/I4210148979"]},{"id":"https://openalex.org/I4210148979","display_name":"MediaTek (Taiwan)","ror":"https://ror.org/05g9jck81","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210148979"]}],"countries":["CN","TW"],"is_corresponding":false,"raw_author_name":"Rei-Fu Huang","raw_affiliation_strings":["MediaTek, Inc., Hsinchu, Taiwan",", Mediatek Inc., Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"MediaTek, Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148979"]},{"raw_affiliation_string":", Mediatek Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I173632517"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075548524","display_name":"Cheng\u2010Wen Wu","orcid":"https://orcid.org/0000-0001-8614-7908"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Cheng-Wen Wu","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan#TAB#","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053173175","display_name":"Kun-Lun Luo","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kun-Lun Luo","raw_affiliation_strings":["SoC Technology Center, Industrial Technology and Research Institute, Hsinchu, Taiwan","SoC Technol. Center, Ind. Technol. Res. Inst., Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"SoC Technology Center, Industrial Technology and Research Institute, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148468"]},{"raw_affiliation_string":"SoC Technol. Center, Ind. Technol. Res. Inst., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148468"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067711220","display_name":"Wen-Ching Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wen-Ching Wu","raw_affiliation_strings":["SoC Technology Center, Industrial Technology and Research Institute, Hsinchu, Taiwan","SoC Technol. Center, Ind. Technol. Res. Inst., Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"SoC Technology Center, Industrial Technology and Research Institute, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148468"]},{"raw_affiliation_string":"SoC Technol. Center, Ind. Technol. Res. Inst., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148468"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5110211418"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2497,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.59111497,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"19","issue":"12","first_page":"2184","last_page":"2194"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.8063774108886719},{"id":"https://openalex.org/keywords/huffman-coding","display_name":"Huffman coding","score":0.7200130820274353},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5706661939620972},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5524321794509888},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.5278339982032776},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5159176588058472},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.47027021646499634},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.45223990082740784},{"id":"https://openalex.org/keywords/maintenance-engineering","display_name":"Maintenance engineering","score":0.4380709230899811},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.4216497540473938},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.40633368492126465},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4047512114048004},{"id":"https://openalex.org/keywords/data-compression","display_name":"Data compression","score":0.367931604385376},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3046160936355591},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.20052284002304077},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.11762136220932007},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07660704851150513}],"concepts":[{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.8063774108886719},{"id":"https://openalex.org/C46900642","wikidata":"https://www.wikidata.org/wiki/Q2647","display_name":"Huffman coding","level":3,"score":0.7200130820274353},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5706661939620972},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5524321794509888},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.5278339982032776},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5159176588058472},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.47027021646499634},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.45223990082740784},{"id":"https://openalex.org/C23725684","wikidata":"https://www.wikidata.org/wiki/Q616377","display_name":"Maintenance engineering","level":2,"score":0.4380709230899811},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.4216497540473938},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.40633368492126465},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4047512114048004},{"id":"https://openalex.org/C78548338","wikidata":"https://www.wikidata.org/wiki/Q2493","display_name":"Data compression","level":2,"score":0.367931604385376},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3046160936355591},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.20052284002304077},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.11762136220932007},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07660704851150513},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2010.2073489","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2073489","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":46,"referenced_works":["https://openalex.org/W1509465067","https://openalex.org/W1515138646","https://openalex.org/W1515437918","https://openalex.org/W1539098685","https://openalex.org/W1606641176","https://openalex.org/W1783556150","https://openalex.org/W1792362277","https://openalex.org/W1849928240","https://openalex.org/W1938473882","https://openalex.org/W1984453067","https://openalex.org/W2060108852","https://openalex.org/W2079486027","https://openalex.org/W2096314285","https://openalex.org/W2098987953","https://openalex.org/W2100326357","https://openalex.org/W2106935654","https://openalex.org/W2113399863","https://openalex.org/W2117314013","https://openalex.org/W2119239540","https://openalex.org/W2126670409","https://openalex.org/W2128164886","https://openalex.org/W2130383467","https://openalex.org/W2133058970","https://openalex.org/W2134822007","https://openalex.org/W2136323667","https://openalex.org/W2139246130","https://openalex.org/W2139254411","https://openalex.org/W2139641851","https://openalex.org/W2142250386","https://openalex.org/W2142661102","https://openalex.org/W2145508363","https://openalex.org/W2153397284","https://openalex.org/W2155640457","https://openalex.org/W2157571503","https://openalex.org/W2162925991","https://openalex.org/W2164333395","https://openalex.org/W2543461910","https://openalex.org/W3203143386","https://openalex.org/W4229821096","https://openalex.org/W4238047459","https://openalex.org/W4256002266","https://openalex.org/W4256298596","https://openalex.org/W6640177476","https://openalex.org/W6678966546","https://openalex.org/W6679241621","https://openalex.org/W6683403585"],"related_works":["https://openalex.org/W2989159162","https://openalex.org/W2153201966","https://openalex.org/W2122754719","https://openalex.org/W3192832106","https://openalex.org/W2139513292","https://openalex.org/W1982569681","https://openalex.org/W1874778078","https://openalex.org/W776711554","https://openalex.org/W2068588503","https://openalex.org/W2536854812"],"abstract_inverted_index":{"With":[0],"the":[1,7,82,93,103,108,120,128,168,177,181,200],"advent":[2],"of":[3,11,95,180],"deep-submicrometer":[4],"VLSI":[5],"technology,":[6],"capacity":[8],"and":[9,29,37,60,76,79,141,194],"performance":[10],"semiconductor":[12],"memory":[13,58,193,201],"chips":[14],"is":[15,135,155,184,195],"increasing":[16],"drastically.":[17],"This":[18,90],"advantage":[19],"also":[20,118],"makes":[21],"it":[22],"harder":[23],"to":[24,99,107,124,199],"maintain":[25],"good":[26],"yield.":[27],"Diagnostics":[28],"redundancy":[30,132,144,162,165],"repair":[31,61,133,158,170],"methodologies":[32],"thus":[33],"are":[34,46],"getting":[35],"more":[36,38],"important":[39],"for":[40,86,149,187],"memories,":[41],"including":[42],"embedded":[43],"ones":[44],"that":[45,97,122,176],"popular":[47],"in":[48,196],"system":[49],"chips.":[50],"In":[51],"this":[52],"paper,":[53],"we":[54],"propose":[55],"an":[56,188],"efficient":[57],"diagnosis":[59,69],"scheme":[62,70,134,159],"based":[63],"on":[64,127],"fail-pattern":[65,138],"identification.":[66],"The":[67,130,146],"proposed":[68,131],"can":[71],"distinguish":[72],"among":[73],"row,":[74],"column,":[75],"word":[77],"faults,":[78],"subsequently":[80],"apply":[81],"Huffman":[83],"compression":[84],"method":[85],"fault":[87,115],"syndrome":[88],"compression.":[89],"approach":[91,140],"reduces":[92],"amount":[94],"data":[96],"need":[98],"be":[100,125],"transmitted":[101],"from":[102],"chip":[104],"under":[105,167],"test":[106,110],"automatic":[109],"equipment":[111],"(ATE)":[112],"without":[113],"losing":[114],"information.":[116],"It":[117],"simplifies":[119],"analysis":[121],"has":[123],"performed":[126],"ATE.":[129],"assisted":[136],"by":[137],"identification":[139],"a":[142],"flexible":[143],"structure.":[145],"area":[147,178],"overhead":[148,179],"our":[150],"built-in":[151],"self-repair":[152],"(BISR)":[153],"design":[154,183],"reasonable.":[156],"Our":[157],"uses":[160],"less":[161],"than":[163],"other":[164],"schemes":[166],"same":[169],"rate":[171],"requirement.":[172],"Experimental":[173],"results":[174],"show":[175],"BISR":[182],"only":[185],"4.1%":[186],"8":[189],"K":[190],"\u00d7":[191],"64":[192],"inverse":[197],"proportion":[198],"size.":[202]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}