{"id":"https://openalex.org/W2169259948","doi":"https://doi.org/10.1109/tvlsi.2010.2060374","title":"A High Bit Rate Serial-Serial Multiplier With On-the-Fly Accumulation by Asynchronous Counters","display_name":"A High Bit Rate Serial-Serial Multiplier With On-the-Fly Accumulation by Asynchronous Counters","publication_year":2010,"publication_date":"2010-09-07","ids":{"openalex":"https://openalex.org/W2169259948","doi":"https://doi.org/10.1109/tvlsi.2010.2060374","mag":"2169259948"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2010.2060374","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2060374","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039907387","display_name":"Manas Ranjan Meher","orcid":null},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Manas Ranjan Meher","raw_affiliation_strings":["Integrated Systems Research Laboratory, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Research Laboratory, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018516888","display_name":"Ching Chuen Jong","orcid":"https://orcid.org/0000-0003-1178-9062"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Ching Chuen Jong","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029335324","display_name":"Chip-Hong Chang","orcid":"https://orcid.org/0000-0002-8897-6176"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Chip-Hong Chang","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5039907387"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":2.3091,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.89446069,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"19","issue":"10","first_page":"1733","last_page":"1745"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5427714586257935},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.5179309248924255},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.5162184238433838},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3774333596229553},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08919969201087952}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5427714586257935},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.5179309248924255},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.5162184238433838},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3774333596229553},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08919969201087952},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2010.2060374","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2060374","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":39,"referenced_works":["https://openalex.org/W1523210338","https://openalex.org/W1584008964","https://openalex.org/W1969754336","https://openalex.org/W1984398505","https://openalex.org/W2006384802","https://openalex.org/W2015924594","https://openalex.org/W2023649376","https://openalex.org/W2026445983","https://openalex.org/W2041317581","https://openalex.org/W2050652156","https://openalex.org/W2077300501","https://openalex.org/W2086421479","https://openalex.org/W2092564026","https://openalex.org/W2115187017","https://openalex.org/W2126654611","https://openalex.org/W2127315706","https://openalex.org/W2127974982","https://openalex.org/W2128438297","https://openalex.org/W2128501984","https://openalex.org/W2129933855","https://openalex.org/W2134248015","https://openalex.org/W2136484227","https://openalex.org/W2136689025","https://openalex.org/W2150210181","https://openalex.org/W2153637065","https://openalex.org/W2153691819","https://openalex.org/W2153793450","https://openalex.org/W2155846152","https://openalex.org/W2159281893","https://openalex.org/W2266753802","https://openalex.org/W2282168946","https://openalex.org/W2286477783","https://openalex.org/W2406594293","https://openalex.org/W2752932982","https://openalex.org/W3191210297","https://openalex.org/W4205800209","https://openalex.org/W6650035655","https://openalex.org/W6678982137","https://openalex.org/W6679750224"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2116677773","https://openalex.org/W2051487156","https://openalex.org/W2155261584","https://openalex.org/W2073681303","https://openalex.org/W2584231425","https://openalex.org/W2390279801","https://openalex.org/W2150611273","https://openalex.org/W4207086172","https://openalex.org/W2358668433"],"abstract_inverted_index":{"A":[0],"novel":[1],"approach":[2],"of":[3,23,57,108,121,146,158,189,229],"designing":[4],"serial-serial":[5,68,160],"hybrid":[6,153],"multiplier":[7,156,186,219],"is":[8,27,94],"proposed":[9,30,152],"for":[10,46],"applications":[11],"with":[12,85,187],"high":[13,73],"data":[14,161],"sampling":[15,44,75,227],"rate":[16,76,228],"(":[17],"\u22654":[18],"GHz).":[19],"The":[20,106,151,199],"conventional":[21,67,79,246],"way":[22],"partial":[24,36,115,123],"product":[25,37,124],"formation":[26],"revamped.":[28],"Our":[29],"technique":[31],"effectively":[32],"forms":[33],"the":[34,66,91,114,119,122,147,182,245],"entire":[35],"matrix":[38,125],"in":[39,65,141],"just":[40],"<i":[41,48,52,61,127,135],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[42,49,53,62,128,133,136],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">n</i>":[43,50,54,63,129,137],"cycles":[45,64],"an":[47,98],"\u00d7":[51,192,196,217],"multiplication":[55,242],"instead":[56],"at":[58,225],"least":[59],"2":[60],"multipliers.":[69],"It":[70],"achieves":[71],"a":[72,102,142,159,165,226,241],"bit":[74],"by":[77],"replacing":[78],"full":[80,183],"adders":[81],"and":[82,99,101,164,176,194,232],"5:3":[83],"counters":[84,88],"asynchronous":[86],"1's":[87,109],"so":[89],"that":[90,172,214],"critical":[92],"path":[93],"limited":[95],"to":[96,111,130,239,244],"only":[97,234],"gate":[100],"D":[103],"flip-flop":[104],"(DFF).":[105],"use":[107],"counter":[110],"column":[112,154],"compress":[113],"products":[116],"preliminarily":[117],"reduces":[118],"height":[120],"from":[126],"[log":[131],"<sub":[132],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sub>":[134],"]":[138],"+1,":[139],"resulting":[140],"significant":[143],"complexity":[144],"reduction":[145],"resultant":[148],"adder":[149,169],"tree.":[150],"compressed":[155],"consists":[157],"accumulation":[162],"unit":[163],"parallel":[166,248],"carry":[167],"save":[168],"(CSA)":[170],"array":[171,185,250],"occupies":[173],"approximately":[174],"35%":[175],"58%":[177],"less":[178,222],"silicon":[179],"area":[180],"than":[181],"CSA":[184,249],"operands":[188],"wordlength":[190],"32":[191,193],"64":[195,216,218],"64,":[197],"respectively.":[198],"post-layout":[200],"simulation":[201],"results":[202],"based":[203],"on":[204],"90-nm":[205],"seven":[206],"metal":[207],"single":[208],"poly":[209],"CMOS":[210],"process":[211],"technology":[212],"shows":[213],"our":[215],"dissipates":[220],"39%":[221],"average":[223],"power":[224],"4":[230],"GHz,":[231],"has":[233],"11%":[235],"additional":[236],"delay":[237],"penalty":[238],"complete":[240],"compared":[243],"fully":[247],"multiplier.":[251]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":6},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}