{"id":"https://openalex.org/W2094173427","doi":"https://doi.org/10.1109/tvlsi.2010.2060373","title":"VLSI Characterization of the Cryptographic Hash Function BLAKE","display_name":"VLSI Characterization of the Cryptographic Hash Function BLAKE","publication_year":2010,"publication_date":"2010-08-24","ids":{"openalex":"https://openalex.org/W2094173427","doi":"https://doi.org/10.1109/tvlsi.2010.2060373","mag":"2094173427"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2010.2060373","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2060373","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007999182","display_name":"Luca Henzen","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Luca Henzen","raw_affiliation_strings":["Integrated Systems Laboratory (IIS), ETH Zurich, Zurich, Switzerland","Integrated Syst. Lab. (IIS), ETH Zurich, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory (IIS), ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"Integrated Syst. Lab. (IIS), ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113509831","display_name":"Jean-Philippe Aumasson","orcid":null},"institutions":[{"id":"https://openalex.org/I4210149612","display_name":"National Cooperative for the Disposal of Radioactive Waste (Switzerland)","ror":"https://ror.org/04gaaqn72","country_code":"CH","type":"company","lineage":["https://openalex.org/I4210149612"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Jean-Philippe Aumasson","raw_affiliation_strings":["Nagravision S.A., Cheseaux, Switzerland","Nagravision SA, Cheseaux, Switzerland"],"affiliations":[{"raw_affiliation_string":"Nagravision S.A., Cheseaux, Switzerland","institution_ids":["https://openalex.org/I4210149612"]},{"raw_affiliation_string":"Nagravision SA, Cheseaux, Switzerland","institution_ids":["https://openalex.org/I4210149612"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086309954","display_name":"Willi Meier","orcid":"https://orcid.org/0000-0003-4594-1501"},"institutions":[{"id":"https://openalex.org/I2972652528","display_name":"FHNW University of Applied Sciences and Arts","ror":"https://ror.org/04mq2g308","country_code":"CH","type":"education","lineage":["https://openalex.org/I2972652528"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Willi Meier","raw_affiliation_strings":["FHNW, IAST Institute, Windisch, Switzerland","FHNW, IAST Inst., Windisch, Switzerland"],"affiliations":[{"raw_affiliation_string":"FHNW, IAST Institute, Windisch, Switzerland","institution_ids":["https://openalex.org/I2972652528"]},{"raw_affiliation_string":"FHNW, IAST Inst., Windisch, Switzerland","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066166428","display_name":"Rapha\u00ebl C.\u2010W. Phan","orcid":"https://orcid.org/0000-0001-7448-4595"},"institutions":[{"id":"https://openalex.org/I143804889","display_name":"Loughborough University","ror":"https://ror.org/04vg4w365","country_code":"GB","type":"education","lineage":["https://openalex.org/I143804889"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Raphael C.-W. Phan","raw_affiliation_strings":["Electronic and Electrical Engineering, Loughborough University, UK","Electron. & Electr. Eng., Loughborough Univ., Loughborough, UK"],"affiliations":[{"raw_affiliation_string":"Electronic and Electrical Engineering, Loughborough University, UK","institution_ids":["https://openalex.org/I143804889"]},{"raw_affiliation_string":"Electron. & Electr. Eng., Loughborough Univ., Loughborough, UK","institution_ids":["https://openalex.org/I143804889"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5007999182"],"corresponding_institution_ids":["https://openalex.org/I35440088"],"apc_list":null,"apc_paid":null,"fwci":9.7752,"has_fulltext":false,"cited_by_count":33,"citation_normalized_percentile":{"value":0.98044301,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"19","issue":"10","first_page":"1746","last_page":"1754"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10237","display_name":"Cryptography and Data Security","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/hash-function","display_name":"Hash function","score":0.7609723806381226},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7444397807121277},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.6399123072624207},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.631353497505188},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6116126179695129},{"id":"https://openalex.org/keywords/cryptographic-hash-function","display_name":"Cryptographic hash function","score":0.5864453315734863},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4544312655925751},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.4155632257461548},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40933194756507874},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34851735830307007},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.31590065360069275},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19241687655448914},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19063600897789001},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1282581090927124},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10698363184928894},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.0899653434753418},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.08237993717193604}],"concepts":[{"id":"https://openalex.org/C99138194","wikidata":"https://www.wikidata.org/wiki/Q183427","display_name":"Hash function","level":2,"score":0.7609723806381226},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7444397807121277},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.6399123072624207},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.631353497505188},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6116126179695129},{"id":"https://openalex.org/C7608002","wikidata":"https://www.wikidata.org/wiki/Q477202","display_name":"Cryptographic hash function","level":3,"score":0.5864453315734863},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4544312655925751},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.4155632257461548},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40933194756507874},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34851735830307007},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.31590065360069275},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19241687655448914},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19063600897789001},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1282581090927124},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10698363184928894},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0899653434753418},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.08237993717193604}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2010.2060373","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2060373","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.730.7547","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.730.7547","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.131002.net/data/papers/HAMP10.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5299999713897705}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W103427359","https://openalex.org/W124034723","https://openalex.org/W127464279","https://openalex.org/W200599792","https://openalex.org/W593715794","https://openalex.org/W603465109","https://openalex.org/W1484622934","https://openalex.org/W1514141030","https://openalex.org/W1523981315","https://openalex.org/W1533007301","https://openalex.org/W1552100577","https://openalex.org/W1584807987","https://openalex.org/W1600401946","https://openalex.org/W1972617203","https://openalex.org/W2096356985","https://openalex.org/W2103239853","https://openalex.org/W2114619975","https://openalex.org/W2120472924","https://openalex.org/W2121895731","https://openalex.org/W2127005917","https://openalex.org/W2144687403","https://openalex.org/W2153942722","https://openalex.org/W2160494425","https://openalex.org/W2164410936","https://openalex.org/W2164584813","https://openalex.org/W2167654758","https://openalex.org/W2169790109","https://openalex.org/W2395122469","https://openalex.org/W2404173250","https://openalex.org/W2538285036","https://openalex.org/W2622601883","https://openalex.org/W2950285309","https://openalex.org/W4205104605","https://openalex.org/W6633080294","https://openalex.org/W6677324173"],"related_works":["https://openalex.org/W2157568185","https://openalex.org/W1674074891","https://openalex.org/W1487949331","https://openalex.org/W1987209102","https://openalex.org/W2103645363","https://openalex.org/W2072989701","https://openalex.org/W2613610283","https://openalex.org/W2949619078","https://openalex.org/W2242320573","https://openalex.org/W2106698019"],"abstract_inverted_index":{"Cryptographic":[0],"hash":[1],"functions":[2],"are":[3],"used":[4],"to":[5,38,96],"protect":[6],"information":[7],"integrity":[8],"and":[9,32,64,93],"authenticity":[10],"in":[11,22,48,56,75,114],"a":[12,35,49,88,104,121,128],"wide":[13],"range":[14],"of":[15,20,30,51,68,70,82,107,120,132],"applications.":[16],"After":[17],"the":[18,23,27,40,71,83,97],"discovery":[19],"weaknesses":[21],"current":[24,98],"deployed":[25],"standards,":[26],"U.S.":[28],"Institute":[29],"Standards":[31],"Technology":[33],"started":[34],"public":[36],"competition":[37],"develop":[39],"future":[41],"standard":[42,99],"SHA-3,":[43],"which":[44,138],"will":[45],"be":[46],"implemented":[47],"multitude":[50],"environments,":[52],"after":[53],"its":[54],"selection":[55],"2012.":[57],"In":[58],"this":[59,76],"paper,":[60],"we":[61,102],"investigate":[62],"high-speed":[63,85],"low-area":[65],"hardware":[66],"architectures":[67],"one":[69],"14":[72],"\u201csecond-round\u201d":[73],"candidates":[74],"competition:":[77],"BLAKE.":[78],"VLSI":[79],"performance":[80],"results":[81],"proposed":[84],"designs":[86],"indicate":[87],"throughput":[89],"improvement":[90],"between":[91],"16%":[92],"36%":[94],"compared":[95],"SHA-2.":[100],"Additionally,":[101],"propose":[103],"compact":[105],"implementation":[106],"BLAKE":[108,141],"with":[109],"memory":[110],"optimization":[111],"that":[112,140],"fits":[113],"0.127":[115],"mm":[116],"<sup":[117],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[118],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[119],"0.18":[122],"\u03bc":[123],"m":[124],"CMOS.":[125],"Measurements":[126],"reveal":[127],"minimal":[129],"power":[130],"dissipation":[131],"9.59":[133],"\u03bcW/MHz":[134],"at":[135],"0.65":[136],"V,":[137],"suggests":[139],"is":[142],"suitable":[143],"for":[144],"resource-limited":[145],"systems.":[146]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":12}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}