{"id":"https://openalex.org/W2009360662","doi":"https://doi.org/10.1109/tvlsi.2010.2058873","title":"Temperature-Aware Scheduling and Assignment for Hard Real-Time Applications on MPSoCs","display_name":"Temperature-Aware Scheduling and Assignment for Hard Real-Time Applications on MPSoCs","publication_year":2010,"publication_date":"2010-08-24","ids":{"openalex":"https://openalex.org/W2009360662","doi":"https://doi.org/10.1109/tvlsi.2010.2058873","mag":"2009360662"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2010.2058873","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2058873","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047344565","display_name":"Thidapat Chantem","orcid":"https://orcid.org/0000-0002-5688-5720"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Thidapat Chantem","raw_affiliation_strings":["Department of Computer Science and Engineering, University of Notre Dame, Notre Dame, IN, USA","Department of Computer Science and Engineering University of Notre Dame Notre Dame IN USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of Notre Dame, Notre Dame, IN, USA","institution_ids":["https://openalex.org/I107639228"]},{"raw_affiliation_string":"Department of Computer Science and Engineering University of Notre Dame Notre Dame IN USA","institution_ids":["https://openalex.org/I107639228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100600905","display_name":"Xiaobo Sharon Hu","orcid":"https://orcid.org/0000-0002-6636-9738"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"X. Sharon Hu","raw_affiliation_strings":["Department of Computer Science and Engineering, University of Notre Dame, Notre Dame, IN, USA","Department of Computer Science and Engineering University of Notre Dame Notre Dame IN USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of Notre Dame, Notre Dame, IN, USA","institution_ids":["https://openalex.org/I107639228"]},{"raw_affiliation_string":"Department of Computer Science and Engineering University of Notre Dame Notre Dame IN USA","institution_ids":["https://openalex.org/I107639228"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068224304","display_name":"Robert P. Dick","orcid":"https://orcid.org/0000-0001-5428-9530"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Robert P. Dick","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI, USA","Dept. of Electr. Eng. & Comput. Sci., Univ. of Michigan, Ann Arbor, MI, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"Dept. of Electr. Eng. & Comput. Sci., Univ. of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5047344565"],"corresponding_institution_ids":["https://openalex.org/I107639228"],"apc_list":null,"apc_paid":null,"fwci":3.7872,"has_fulltext":false,"cited_by_count":155,"citation_normalized_percentile":{"value":0.9360357,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":95,"max":100},"biblio":{"volume":"19","issue":"10","first_page":"1884","last_page":"1897"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.9630392789840698},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.700027585029602},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6844572424888611},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6804534792900085},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.6133449077606201},{"id":"https://openalex.org/keywords/integer-programming","display_name":"Integer programming","score":0.5707589387893677},{"id":"https://openalex.org/keywords/job-shop-scheduling","display_name":"Job shop scheduling","score":0.538203239440918},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5157666206359863},{"id":"https://openalex.org/keywords/processor-scheduling","display_name":"Processor scheduling","score":0.5132286548614502},{"id":"https://openalex.org/keywords/multiprocessor-scheduling","display_name":"Multiprocessor scheduling","score":0.47797057032585144},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4756029546260834},{"id":"https://openalex.org/keywords/fixed-priority-pre-emptive-scheduling","display_name":"Fixed-priority pre-emptive scheduling","score":0.43037647008895874},{"id":"https://openalex.org/keywords/linear-programming","display_name":"Linear programming","score":0.42736709117889404},{"id":"https://openalex.org/keywords/idle","display_name":"Idle","score":0.4110238552093506},{"id":"https://openalex.org/keywords/dynamic-priority-scheduling","display_name":"Dynamic priority scheduling","score":0.32840511202812195},{"id":"https://openalex.org/keywords/rate-monotonic-scheduling","display_name":"Rate-monotonic scheduling","score":0.28533053398132324},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.1981956958770752},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.14663857221603394},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08993366360664368},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08878910541534424},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.07531747221946716},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07060378789901733}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.9630392789840698},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.700027585029602},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6844572424888611},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6804534792900085},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.6133449077606201},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.5707589387893677},{"id":"https://openalex.org/C55416958","wikidata":"https://www.wikidata.org/wiki/Q6206757","display_name":"Job shop scheduling","level":3,"score":0.538203239440918},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5157666206359863},{"id":"https://openalex.org/C2984822820","wikidata":"https://www.wikidata.org/wiki/Q1123036","display_name":"Processor scheduling","level":3,"score":0.5132286548614502},{"id":"https://openalex.org/C85924588","wikidata":"https://www.wikidata.org/wiki/Q107419135","display_name":"Multiprocessor scheduling","level":5,"score":0.47797057032585144},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4756029546260834},{"id":"https://openalex.org/C122141398","wikidata":"https://www.wikidata.org/wiki/Q5456330","display_name":"Fixed-priority pre-emptive scheduling","level":5,"score":0.43037647008895874},{"id":"https://openalex.org/C41045048","wikidata":"https://www.wikidata.org/wiki/Q202843","display_name":"Linear programming","level":2,"score":0.42736709117889404},{"id":"https://openalex.org/C16320812","wikidata":"https://www.wikidata.org/wiki/Q1812200","display_name":"Idle","level":2,"score":0.4110238552093506},{"id":"https://openalex.org/C107568181","wikidata":"https://www.wikidata.org/wiki/Q5319000","display_name":"Dynamic priority scheduling","level":3,"score":0.32840511202812195},{"id":"https://openalex.org/C127456818","wikidata":"https://www.wikidata.org/wiki/Q238879","display_name":"Rate-monotonic scheduling","level":4,"score":0.28533053398132324},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.1981956958770752},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.14663857221603394},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08993366360664368},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08878910541534424},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.07531747221946716},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07060378789901733},{"id":"https://openalex.org/C5119721","wikidata":"https://www.wikidata.org/wiki/Q220501","display_name":"Quality of service","level":2,"score":0.0},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.0},{"id":"https://openalex.org/C158336966","wikidata":"https://www.wikidata.org/wiki/Q3074426","display_name":"Flow shop scheduling","level":4,"score":0.0}],"mesh":[],"locations_count":8,"locations":[{"id":"doi:10.1109/tvlsi.2010.2058873","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2058873","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.220.9638","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.220.9638","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.empathicsystems.org/Papers/tvlsi11.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.330.8635","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.330.8635","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cse.nd.edu/Reports/2007/TR-2007-07.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.332.116","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.332.116","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://ziyang.eecs.umich.edu/~dickrp/publications/chantem08mar.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.413.8440","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.413.8440","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cse.nd.edu/Reports/2009/TR-2009-06.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.597.4674","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.597.4674","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://robertdick.org/publications/chantem08mar.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.604.8792","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.604.8792","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://robertdick.org/publications/chantem09dec.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.607.6225","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.607.6225","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.date-conference.com/archive/conference/proceedings/PAPERS/2008/DATE08/PDFFILES/03.2_1.PDF","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":56,"referenced_works":["https://openalex.org/W65564217","https://openalex.org/W73121609","https://openalex.org/W162527601","https://openalex.org/W1974013990","https://openalex.org/W1985930371","https://openalex.org/W1991364847","https://openalex.org/W2069700210","https://openalex.org/W2071137303","https://openalex.org/W2071701263","https://openalex.org/W2096554329","https://openalex.org/W2097911714","https://openalex.org/W2098911998","https://openalex.org/W2099708455","https://openalex.org/W2105834362","https://openalex.org/W2105958358","https://openalex.org/W2109408046","https://openalex.org/W2110336202","https://openalex.org/W2112062933","https://openalex.org/W2116550263","https://openalex.org/W2118306382","https://openalex.org/W2118542516","https://openalex.org/W2121004727","https://openalex.org/W2121258113","https://openalex.org/W2125890858","https://openalex.org/W2127316331","https://openalex.org/W2127664190","https://openalex.org/W2129183345","https://openalex.org/W2131218499","https://openalex.org/W2134917771","https://openalex.org/W2137861492","https://openalex.org/W2142386205","https://openalex.org/W2145845023","https://openalex.org/W2150532997","https://openalex.org/W2151443143","https://openalex.org/W2152128555","https://openalex.org/W2154857344","https://openalex.org/W2168674602","https://openalex.org/W2555318774","https://openalex.org/W3140212905","https://openalex.org/W3142386652","https://openalex.org/W3146536846","https://openalex.org/W3147794950","https://openalex.org/W3199254072","https://openalex.org/W3199586233","https://openalex.org/W4238041806","https://openalex.org/W4250661686","https://openalex.org/W4253195781","https://openalex.org/W4253995697","https://openalex.org/W4256634639","https://openalex.org/W4285719527","https://openalex.org/W6602628681","https://openalex.org/W6606607223","https://openalex.org/W6675904800","https://openalex.org/W6677808483","https://openalex.org/W6679421688","https://openalex.org/W6730021303"],"related_works":["https://openalex.org/W2905228630","https://openalex.org/W2990850308","https://openalex.org/W2136453233","https://openalex.org/W2066020838","https://openalex.org/W2545511463","https://openalex.org/W2245286458","https://openalex.org/W2571320194","https://openalex.org/W2612088627","https://openalex.org/W2104224036","https://openalex.org/W2010226155"],"abstract_inverted_index":{"Increasing":[0],"integrated":[1],"circuit":[2],"(IC)":[3],"power":[4],"densities":[5],"and":[6,26,29,46,70],"temperatures":[7],"may":[8],"hamper":[9],"multiprocessor":[10],"system-on-chip":[11],"(MPSoC)":[12],"use":[13],"in":[14],"hard":[15],"real-time":[16,23],"systems.":[17],"This":[18],"paper":[19],"formalizes":[20],"the":[21,42,56,107,111],"temperature-aware":[22],"MPSoC":[24,50,112],"assignment":[25,47,69],"scheduling":[27,45,71],"problem":[28,86],"presents":[30],"an":[31],"optimal":[32],"phased":[33],"steady-state":[34],"mixed":[35],"integer":[36],"linear":[37],"programming-based":[38],"solution":[39],"that":[40,72,97],"considers":[41],"impact":[43],"of":[44,110],"decisions":[48],"on":[49],"thermal":[51],"profiles":[52],"to":[53,76],"directly":[54],"minimize":[55],"chip":[57],"peak":[58,108],"temperature.":[59],"We":[60],"also":[61],"introduce":[62],"a":[63],"flexible":[64],"heuristic":[65],"framework":[66],"for":[67,80,89],"task":[68,90,102],"permits":[73],"system":[74],"designers":[75],"trade":[77],"off":[78],"accuracy":[79],"running":[81],"time":[82],"when":[83],"solving":[84],"large":[85],"instances.":[87],"Finally,":[88],"sets":[91],"with":[92],"sufficient":[93],"slack,":[94],"we":[95],"show":[96],"inserting":[98],"idle":[99],"times":[100],"between":[101],"executions":[103],"can":[104],"further":[105],"reduce":[106],"temperature":[109],"quite":[113],"significantly.":[114]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":8},{"year":2021,"cited_by_count":8},{"year":2020,"cited_by_count":17},{"year":2019,"cited_by_count":22},{"year":2018,"cited_by_count":22},{"year":2017,"cited_by_count":17},{"year":2016,"cited_by_count":7},{"year":2015,"cited_by_count":11},{"year":2014,"cited_by_count":16},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":9}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}