{"id":"https://openalex.org/W2160173333","doi":"https://doi.org/10.1109/tvlsi.2010.2053395","title":"A 3.57 Gb/s/pin Low Jitter All-Digital DLL With Dual DCC Circuit for GDDR3 DRAM in 54-nm CMOS Technology","display_name":"A 3.57 Gb/s/pin Low Jitter All-Digital DLL With Dual DCC Circuit for GDDR3 DRAM in 54-nm CMOS Technology","publication_year":2010,"publication_date":"2010-07-19","ids":{"openalex":"https://openalex.org/W2160173333","doi":"https://doi.org/10.1109/tvlsi.2010.2053395","mag":"2160173333"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2010.2053395","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2053395","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100993148","display_name":"Won-Joo Yun","orcid":null},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Won-Joo Yun","raw_affiliation_strings":["Department of Electrical Engineering, Keio University, Yokohama, Japan","Hynix Semiconductor, Inc., Incheon, Gyeonggi, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Keio University, Yokohama, Japan","institution_ids":["https://openalex.org/I203951103"]},{"raw_affiliation_string":"Hynix Semiconductor, Inc., Incheon, Gyeonggi, South Korea","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100334311","display_name":"Hyun-Woo Lee","orcid":"https://orcid.org/0000-0001-9484-8456"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hyun-Woo Lee","raw_affiliation_strings":["Hynix Semiconductor, Inc., Incheon, Gyeonggi, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hynix Semiconductor, Inc., Incheon, Gyeonggi, South Korea","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109247172","display_name":"Dongsuk Shin","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Dongsuk Shin","raw_affiliation_strings":["Hynix Semiconductor, Inc., Incheon, Gyeonggi, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hynix Semiconductor, Inc., Incheon, Gyeonggi, South Korea","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040631032","display_name":"Suki Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Suki Kim","raw_affiliation_strings":["Department of Electronics and Electrical Engineering, Korea University, Seoul, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.531,"has_fulltext":false,"cited_by_count":33,"citation_normalized_percentile":{"value":0.93170895,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"19","issue":"9","first_page":"1718","last_page":"1722"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8750142455101013},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8549991250038147},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7477717399597168},{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.4963589310646057},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.48791930079460144},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4679621160030365},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.46156683564186096},{"id":"https://openalex.org/keywords/dual-loop","display_name":"Dual loop","score":0.41880300641059875},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.3812459111213684},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3665948510169983},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3563762307167053},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.3249954283237457},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1933240294456482},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.0971764326095581}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8750142455101013},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8549991250038147},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7477717399597168},{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.4963589310646057},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.48791930079460144},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4679621160030365},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.46156683564186096},{"id":"https://openalex.org/C2779691726","wikidata":"https://www.wikidata.org/wiki/Q5310214","display_name":"Dual loop","level":3,"score":0.41880300641059875},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.3812459111213684},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3665948510169983},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3563762307167053},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.3249954283237457},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1933240294456482},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0971764326095581},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2010.2053395","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2053395","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8399999737739563}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1540664825","https://openalex.org/W1727155093","https://openalex.org/W1997826936","https://openalex.org/W2001078510","https://openalex.org/W2059008798","https://openalex.org/W2092075230","https://openalex.org/W2101597431","https://openalex.org/W2103577260","https://openalex.org/W2108900661","https://openalex.org/W2114953806","https://openalex.org/W2130156225","https://openalex.org/W2161518222","https://openalex.org/W2162720403","https://openalex.org/W2542701889","https://openalex.org/W6637818061","https://openalex.org/W6673541384","https://openalex.org/W6675524675"],"related_works":["https://openalex.org/W4380367756","https://openalex.org/W3107870742","https://openalex.org/W4382657671","https://openalex.org/W4309640350","https://openalex.org/W2901213684","https://openalex.org/W1727155093","https://openalex.org/W4312708667","https://openalex.org/W2218086155","https://openalex.org/W2124390946","https://openalex.org/W2128788517"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3],"all":[4],"digital":[5],"delay-locked":[6],"loop":[7],"(DLL)":[8],"which":[9],"achieves":[10],"low":[11],"jitter":[12,72],"and":[13,39,61,69,93],"stable":[14],"duty":[15,41],"cycle":[16],"correction":[17],"(DCC)":[18],"operation.":[19],"Since":[20],"the":[21,28,34,109,112,117,121,134],"DLL":[22,35,52,122,135],"has":[23],"dual":[24],"DCC":[25,32],"circuit,":[26],"with":[27,48,58,64,76,101,108,125],"combinations":[29],"of":[30,111,133],"two":[31],"circuits,":[33],"can":[36],"correct":[37],"+12.9%":[38],"-6.13%":[40],"error":[42],"under":[43],"2%":[44],"at":[45,73,90,98],"333":[46],"MHz":[47,92],"1.6":[49],"V.":[50],"The":[51,82,130],"operates":[53],"up":[54],"to":[55],"1.67":[56],"GHz":[57,63,75,100],"1.8":[59,77],"V":[60,66,78,103],"1.78":[62],"2.0":[65],"supply":[67,106],"voltage,":[68],"its":[70],"peak-to-peak":[71],"1.4":[74],"is":[79,123,136],"29":[80],"ps.":[81],"power":[83],"dissipations":[84],"are":[85],"4.2":[86],"mW":[87,95],"(5":[88],"mW)":[89,97],"100":[91],"19.8":[94],"(29.5":[96],"1":[99],"1.5":[102],"(1.8":[104],"V)":[105],"voltage":[107],"help":[110],"update":[113],"gear":[114],"circuit":[115],"from":[116],"previous":[118],"work.":[119],"And":[120],"fabricated":[124],"54-nm":[126],"DRAM":[127],"CMOS":[128],"technology.":[129],"active":[131],"area":[132],"0.11":[137],"mm":[138],"<sup":[139],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[140],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[141],".":[142]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":6},{"year":2013,"cited_by_count":10},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}