{"id":"https://openalex.org/W2097822039","doi":"https://doi.org/10.1109/tvlsi.2010.2053226","title":"Understanding the Potential and the Limits of Germanium pMOSFETs for VLSI Circuits From Experimental Measurements","display_name":"Understanding the Potential and the Limits of Germanium pMOSFETs for VLSI Circuits From Experimental Measurements","publication_year":2010,"publication_date":"2010-07-21","ids":{"openalex":"https://openalex.org/W2097822039","doi":"https://doi.org/10.1109/tvlsi.2010.2053226","mag":"2097822039"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2010.2053226","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2053226","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079837382","display_name":"Paolo Magnone","orcid":"https://orcid.org/0000-0003-4117-5408"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"P. Magnone","raw_affiliation_strings":["Dipartimento di Elettronica, Informatica e Sistemistica (DEIS), Universit\u00e0 della Calabria, Rende, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Informatica e Sistemistica (DEIS), Universit\u00e0 della Calabria, Rende, Italy","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086668405","display_name":"Felice Crupi","orcid":"https://orcid.org/0000-0002-5011-6621"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"F. Crupi","raw_affiliation_strings":["Dipartimento di Elettronica, Informatica e Sistemistica (DEIS), Universit\u00e0 della Calabria, Rende, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Informatica e Sistemistica (DEIS), Universit\u00e0 della Calabria, Rende, Italy","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052037141","display_name":"Massimo Alioto","orcid":"https://orcid.org/0000-0002-4127-8258"},"institutions":[{"id":"https://openalex.org/I102064193","display_name":"University of Siena","ror":"https://ror.org/01tevnk56","country_code":"IT","type":"education","lineage":["https://openalex.org/I102064193"]},{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["IT","US"],"is_corresponding":false,"raw_author_name":"M. Alioto","raw_affiliation_strings":["Berkeley Wireless Research Center Electrical Engineering and Computer Science Department, University of California, Berkeley, CA, USA","Dipartimento di Ingegneria dell'Informazione, Universit\u00e0 di Siena, Siena, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Berkeley Wireless Research Center Electrical Engineering and Computer Science Department, University of California, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"Dipartimento di Ingegneria dell'Informazione, Universit\u00e0 di Siena, Siena, Italy","institution_ids":["https://openalex.org/I102064193"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058263075","display_name":"B. Kaczer","orcid":"https://orcid.org/0000-0002-1484-4007"},"institutions":[{"id":"https://openalex.org/I4210114974","display_name":"IMEC","ror":"https://ror.org/02kcbn207","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I4210114974"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"B. Kaczer","raw_affiliation_strings":["Inter University Micro Electronics Center, Leuven, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Inter University Micro Electronics Center, Leuven, Belgium","institution_ids":["https://openalex.org/I4210114974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051940811","display_name":"Brice De Jaeger","orcid":"https://orcid.org/0000-0001-8804-7556"},"institutions":[{"id":"https://openalex.org/I4210114974","display_name":"IMEC","ror":"https://ror.org/02kcbn207","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I4210114974"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"B. De Jaeger","raw_affiliation_strings":["Inter University Micro Electronics Center, Leuven, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Inter University Micro Electronics Center, Leuven, Belgium","institution_ids":["https://openalex.org/I4210114974"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.6077,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.9029978,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"19","issue":"9","first_page":"1569","last_page":"1582"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.71735018491745},{"id":"https://openalex.org/keywords/germanium","display_name":"Germanium","score":0.6374816298484802},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6220414638519287},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.568833589553833},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5405598282814026},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5132486820220947},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4997725486755371},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.46225306391716003},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.45304301381111145},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4379030764102936},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.4317615330219269},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.4226759076118469},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.415639191865921},{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.41012099385261536},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.34867286682128906},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.275765061378479},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24631235003471375},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.22950974106788635},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.09798863530158997}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.71735018491745},{"id":"https://openalex.org/C550623735","wikidata":"https://www.wikidata.org/wiki/Q867","display_name":"Germanium","level":3,"score":0.6374816298484802},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6220414638519287},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.568833589553833},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5405598282814026},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5132486820220947},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4997725486755371},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.46225306391716003},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.45304301381111145},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4379030764102936},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.4317615330219269},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.4226759076118469},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.415639191865921},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.41012099385261536},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.34867286682128906},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.275765061378479},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24631235003471375},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.22950974106788635},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.09798863530158997},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/tvlsi.2010.2053226","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2053226","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:usiena-air.unisi.it:11365/33181","is_oa":false,"landing_page_url":"http://hdl.handle.net/11365/33181","pdf_url":null,"source":{"id":"https://openalex.org/S4377196319","display_name":"Use Siena air (University of Siena)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I102064193","host_organization_name":"University of Siena","host_organization_lineage":["https://openalex.org/I102064193"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:www.research.unipd.it:11577/3172203","is_oa":false,"landing_page_url":"http://hdl.handle.net/11577/3172203","pdf_url":null,"source":{"id":"https://openalex.org/S4306402547","display_name":"Padua Research Archive (University of Padova)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I138689650","host_organization_name":"University of Padua","host_organization_lineage":["https://openalex.org/I138689650"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":47,"referenced_works":["https://openalex.org/W605554033","https://openalex.org/W1527137186","https://openalex.org/W1661368752","https://openalex.org/W1761143336","https://openalex.org/W1818850777","https://openalex.org/W1997395647","https://openalex.org/W2000300578","https://openalex.org/W2000367370","https://openalex.org/W2003645630","https://openalex.org/W2045047445","https://openalex.org/W2059269114","https://openalex.org/W2064690483","https://openalex.org/W2067139827","https://openalex.org/W2069257560","https://openalex.org/W2086103622","https://openalex.org/W2088802532","https://openalex.org/W2091067961","https://openalex.org/W2093765414","https://openalex.org/W2096182572","https://openalex.org/W2099632211","https://openalex.org/W2109726417","https://openalex.org/W2111342061","https://openalex.org/W2116110169","https://openalex.org/W2118608821","https://openalex.org/W2123251235","https://openalex.org/W2123636681","https://openalex.org/W2126039497","https://openalex.org/W2127587406","https://openalex.org/W2134067926","https://openalex.org/W2135345773","https://openalex.org/W2145071646","https://openalex.org/W2148155330","https://openalex.org/W2151991837","https://openalex.org/W2159130787","https://openalex.org/W2160840734","https://openalex.org/W2163272875","https://openalex.org/W2164534966","https://openalex.org/W2166481560","https://openalex.org/W2168075227","https://openalex.org/W2499844158","https://openalex.org/W2518808213","https://openalex.org/W2626646371","https://openalex.org/W3103339143","https://openalex.org/W4210341450","https://openalex.org/W6681791237","https://openalex.org/W6682175505","https://openalex.org/W6726431843"],"related_works":["https://openalex.org/W2010066109","https://openalex.org/W2791897932","https://openalex.org/W2009852498","https://openalex.org/W2166758606","https://openalex.org/W2545707786","https://openalex.org/W2340131852","https://openalex.org/W1999741645","https://openalex.org/W3004587385","https://openalex.org/W1991521745","https://openalex.org/W2563321024"],"abstract_inverted_index":{"In":[0],"this":[1,79],"paper,":[2],"potential":[3,113,177],"and":[4,52,137,178,200,214,224],"limits":[5],"of":[6,43,65,92,106,114,156,181,196,218,227],"Germanium":[7,27,66,115,144,182],"pMOSFETs":[8,145],"for":[9,18,68],"VLSI":[10,69,119],"applications":[11],"are":[12,38,108,139,188,206],"investigated":[13],"from":[14,99],"a":[15,147,194],"circuit":[16,35,75,90,199],"perspective":[17],"the":[19,23,44,48,58,63,88,112,176,179,197,211,215,225],"first":[20],"time":[21,217],"in":[22,47,221],"literature.":[24],"Since":[25],"short-channel":[26],"devices":[28],"have":[29],"been":[30],"developed":[31],"only":[32],"recently,":[33],"no":[34],"design":[36],"tools":[37],"currently":[39],"available,":[40],"hence":[41],"most":[42],"results":[45,187],"available":[46],"literature":[49],"address":[50],"process":[51],"device-level":[53],"issues":[54],"(currently,":[55],"down":[56],"to":[57,110,126,173],"65":[59],"nm":[60,143],"node).":[61],"However,":[62],"suitability":[64],"MOSFETs":[67,116],"circuits":[70,223],"should":[71],"be":[72],"assessed":[73],"at":[74],"level.":[76],"To":[77],"fill":[78],"gap,":[80],"we":[81],"introduce":[82],"an":[83,152],"innovative":[84],"methodology":[85],"that":[86,121],"extracts":[87],"main":[89,185],"parameters":[91],"interest":[93],"(e.g.,":[94,129],"speed,":[95],"dynamic":[96],"power,":[97],"leakage)":[98],"measurements":[100],"on":[101,141],"experimental":[102,186],"devices.":[103],"Appropriate":[104],"figures":[105],"merit":[107],"adopted":[109],"highlight":[111],"under":[117],"realistic":[118],"designs":[120],"fully":[122],"exploit":[123],"system-level":[124,204],"schemes":[125,220],"minimize":[127],"leakage":[128],"body":[130],"biasing,":[131],"stack":[132,150,168],"forcing,":[133],"power":[134],"gating).":[135],"Measurements":[136],"evaluations":[138],"performed":[140],"125":[142],"with":[146,160,165],"high-\u03ba/metal":[148],"gate":[149,167],"having":[151],"equivalent":[153],"oxide":[154],"thickness":[155],"1.3":[157],"nm.":[158],"Comparison":[159],"Si":[161],"pMOSFET":[162],"prototypes":[163],"implemented":[164],"similar":[166],"is":[169],"also":[170,207],"carried":[171],"out":[172],"comparatively":[174],"understand":[175],"weaknesses":[180],"transistors.":[183],"The":[184],"justified":[189],"through":[190],"theoretical":[191],"analysis":[192],"as":[193,210],"function":[195],"relevant":[198],"device":[201],"parameters.":[202],"Some":[203],"aspects":[205],"investigated,":[208],"such":[209],"energy":[212],"efficiency":[213],"wakeup":[216],"body-biasing":[219],"Ge":[222],"impact":[226],"voltage":[228],"scaling.":[229]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}