{"id":"https://openalex.org/W2108281294","doi":"https://doi.org/10.1109/tvlsi.2010.2051569","title":"Design and Characterization of a Multilevel DRAM","display_name":"Design and Characterization of a Multilevel DRAM","publication_year":2010,"publication_date":"2010-07-01","ids":{"openalex":"https://openalex.org/W2108281294","doi":"https://doi.org/10.1109/tvlsi.2010.2051569","mag":"2108281294"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2010.2051569","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2051569","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079295183","display_name":"J.C. Koob","orcid":null},"institutions":[{"id":"https://openalex.org/I154425047","display_name":"University of Alberta","ror":"https://ror.org/0160cpw27","country_code":"CA","type":"education","lineage":["https://openalex.org/I154425047"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"John C. Koob","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Alberta, Edmonton, AB, Canada","Dept. of Electr. & Comput. Eng., Univ. of Alberta in Edmonton, Edmonton, AB, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Alberta, Edmonton, AB, Canada","institution_ids":["https://openalex.org/I154425047"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Alberta in Edmonton, Edmonton, AB, Canada","institution_ids":["https://openalex.org/I154425047"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064787919","display_name":"S.A. Ung","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sue Ann Ung","raw_affiliation_strings":["Intel Corporation, Folsom, CA, USA","Intel Corporation , Folsom, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Folsom, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation , Folsom, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013568704","display_name":"B.F. Cockburn","orcid":"https://orcid.org/0000-0002-4340-8394"},"institutions":[{"id":"https://openalex.org/I154425047","display_name":"University of Alberta","ror":"https://ror.org/0160cpw27","country_code":"CA","type":"education","lineage":["https://openalex.org/I154425047"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Bruce F. Cockburn","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Alberta, Edmonton, AB, Canada","Dept. of Electr. & Comput. Eng., Univ. of Alberta in Edmonton, Edmonton, AB, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Alberta, Edmonton, AB, Canada","institution_ids":["https://openalex.org/I154425047"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Alberta in Edmonton, Edmonton, AB, Canada","institution_ids":["https://openalex.org/I154425047"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066973305","display_name":"D.G. Elliott","orcid":"https://orcid.org/0000-0003-0438-1800"},"institutions":[{"id":"https://openalex.org/I154425047","display_name":"University of Alberta","ror":"https://ror.org/0160cpw27","country_code":"CA","type":"education","lineage":["https://openalex.org/I154425047"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Duncan G. Elliott","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Alberta, Edmonton, AB, Canada","Dept. of Electr. & Comput. Eng., Univ. of Alberta in Edmonton, Edmonton, AB, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Alberta, Edmonton, AB, Canada","institution_ids":["https://openalex.org/I154425047"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Alberta in Edmonton, Edmonton, AB, Canada","institution_ids":["https://openalex.org/I154425047"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5079295183"],"corresponding_institution_ids":["https://openalex.org/I154425047"],"apc_list":null,"apc_paid":null,"fwci":0.5773,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.72903023,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"19","issue":"9","first_page":"1583","last_page":"1596"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8380976915359497},{"id":"https://openalex.org/keywords/characterization","display_name":"Characterization (materials science)","score":0.5366795063018799},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.46819671988487244},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4622812569141388},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.43477603793144226},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.35414576530456543},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3352152705192566},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3282802104949951},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2859271764755249},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2596479654312134},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2332015335559845},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.22769418358802795},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.18683737516403198}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8380976915359497},{"id":"https://openalex.org/C2780841128","wikidata":"https://www.wikidata.org/wiki/Q5073781","display_name":"Characterization (materials science)","level":2,"score":0.5366795063018799},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.46819671988487244},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4622812569141388},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.43477603793144226},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.35414576530456543},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3352152705192566},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3282802104949951},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2859271764755249},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2596479654312134},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2332015335559845},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.22769418358802795},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.18683737516403198}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2010.2051569","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2051569","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5699999928474426,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W605554033","https://openalex.org/W1673573358","https://openalex.org/W1730322892","https://openalex.org/W1972127875","https://openalex.org/W1994887588","https://openalex.org/W1998161811","https://openalex.org/W2086594390","https://openalex.org/W2095610619","https://openalex.org/W2103139761","https://openalex.org/W2115022499","https://openalex.org/W2115963584","https://openalex.org/W2118049790","https://openalex.org/W2120912800","https://openalex.org/W2126810113","https://openalex.org/W2129125546","https://openalex.org/W2143081387","https://openalex.org/W2146647189","https://openalex.org/W2148045102","https://openalex.org/W2148831941","https://openalex.org/W2149539560","https://openalex.org/W2151938765","https://openalex.org/W2154176871","https://openalex.org/W2156560114","https://openalex.org/W2163835257","https://openalex.org/W2167182882","https://openalex.org/W2182349832","https://openalex.org/W2541400326","https://openalex.org/W2562399749","https://openalex.org/W2788658112","https://openalex.org/W3142047130","https://openalex.org/W4211113724","https://openalex.org/W6677743664","https://openalex.org/W6728851126"],"related_works":["https://openalex.org/W2094308961","https://openalex.org/W2134640991","https://openalex.org/W3027318491","https://openalex.org/W1979789826","https://openalex.org/W101478184","https://openalex.org/W2533585248","https://openalex.org/W1986774039","https://openalex.org/W4386903460","https://openalex.org/W2806599233","https://openalex.org/W2130233920"],"abstract_inverted_index":{"Multilevel":[0],"DRAM":[1],"(MLDRAM)":[2],"increases":[3],"the":[4,17,33],"storage":[5,19],"density":[6],"of":[7],"DRAMs":[8],"by":[9],"using":[10,36,72,108],"more":[11,143],"than":[12],"two":[13,96,146],"signal":[14,80],"levels":[15],"in":[16,32,47,57,148],"data":[18,26,79,93],"cells.":[20],"Our":[21],"MLDRAM":[22,54,110],"uses":[23,43],"reference":[24,45],"and":[25,68,77,100,122],"cell":[27,34,94,123],"signals":[28,46],"that":[29,62],"are":[30],"generated":[31],"array":[35,89],"charge":[37],"sharing.":[38],"The":[39],"single-step":[40],"sensing":[41],"method":[42],"multiple":[44],"parallel.":[48],"We":[49,128],"describe":[50],"an":[51,109],"operational":[52],"19200-cell":[53],"test":[55],"chip":[56],"1.8-V,":[58],"180-nm":[59],"mixed-signal":[60],"CMOS":[61],"allows":[63],"1,":[64],"1.5,":[65],"2,":[66,73],"2.25,":[67],"2.5":[69],"bits-per-cell":[70],"operation":[71],"3,":[74],"4,":[75],"5,":[76],"6":[78],"levels,":[81],"respectively.":[82],"Characterization":[83],"features":[84],"include":[85],"a":[86,149],"partitioned":[87],"memory":[88],"with":[90,131],"four":[91],"different":[92],"sizes,":[95,99],"sense":[97],"amplifier":[98],"selective":[101],"bitline":[102],"shielding.":[103],"New":[104],"tests":[105],"were":[106],"developed":[107],"fault":[111],"model":[112],"covering":[113],"basic":[114],"functionality,":[115],"retention":[116],"time,":[117],"multilevel":[118],"march,":[119],"inter-bitline":[120],"coupling":[121],"plate":[124],"voltage":[125],"bump":[126],"tests.":[127],"show":[129],"that,":[130],"short":[132],"bitlines,":[133],"MLDRAM's":[134],"noise":[135],"margins":[136],"can":[137],"be":[138],"similar":[139],"to":[140,142],"DRAM's":[141],"reliably":[144],"store":[145],"bits":[147],"1T1C":[150],"cell.":[151]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}