{"id":"https://openalex.org/W2144168755","doi":"https://doi.org/10.1109/tvlsi.2010.2051240","title":"Robust Level Converter for Sub-Threshold/Super-Threshold Operation:100 mV to 2.5 V","display_name":"Robust Level Converter for Sub-Threshold/Super-Threshold Operation:100 mV to 2.5 V","publication_year":2010,"publication_date":"2010-08-10","ids":{"openalex":"https://openalex.org/W2144168755","doi":"https://doi.org/10.1109/tvlsi.2010.2051240","mag":"2144168755"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2010.2051240","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2051240","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045028723","display_name":"Ik\u2010Joon Chang","orcid":"https://orcid.org/0000-0002-8871-8695"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ik Joon Chang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","Dept. of Electr. & Comput. Eng., Purdue Univ., West Lafayette, IN, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Purdue Univ., West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003219699","display_name":"Jae\u2010Joon Kim","orcid":"https://orcid.org/0000-0001-5175-8258"},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]},{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jae-joon Kim","raw_affiliation_strings":["IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA","IBM T. J. Watson Research Center, Yorktown Heights , NY, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I4210114115"]},{"raw_affiliation_string":"IBM T. J. Watson Research Center, Yorktown Heights , NY, USA#TAB#","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005415797","display_name":"Keejong Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I1296127346","display_name":"Broadcom (Israel)","ror":"https://ror.org/01jsrac29","country_code":"IL","type":"company","lineage":["https://openalex.org/I1296127346","https://openalex.org/I4210127325"]},{"id":"https://openalex.org/I4210127325","display_name":"Broadcom (United States)","ror":"https://ror.org/035gt5s03","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127325"]}],"countries":["IL","US"],"is_corresponding":false,"raw_author_name":"Keejong Kim","raw_affiliation_strings":["Broadcom Corporation, Tempe, AZ, USA","[Broadcom Corp., Tempe, AZ, USA]"],"affiliations":[{"raw_affiliation_string":"Broadcom Corporation, Tempe, AZ, USA","institution_ids":["https://openalex.org/I4210127325"]},{"raw_affiliation_string":"[Broadcom Corp., Tempe, AZ, USA]","institution_ids":["https://openalex.org/I1296127346"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046257293","display_name":"Kaushik Roy","orcid":"https://orcid.org/0000-0003-4937-2115"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]},{"id":"https://openalex.org/I1296127346","display_name":"Broadcom (Israel)","ror":"https://ror.org/01jsrac29","country_code":"IL","type":"company","lineage":["https://openalex.org/I1296127346","https://openalex.org/I4210127325"]}],"countries":["IL","US"],"is_corresponding":false,"raw_author_name":"Kaushik Roy","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","[Broadcom Corp., Tempe, AZ, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"[Broadcom Corp., Tempe, AZ, USA]","institution_ids":["https://openalex.org/I1296127346"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5045028723"],"corresponding_institution_ids":["https://openalex.org/I219193219"],"apc_list":null,"apc_paid":null,"fwci":1.1546,"has_fulltext":false,"cited_by_count":30,"citation_normalized_percentile":{"value":0.81747892,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"19","issue":"8","first_page":"1429","last_page":"1437"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.6950929164886475},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5765661597251892},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.5491113066673279},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5451218485832214},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.5324761867523193},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.5233732461929321},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.49936985969543457},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.497297078371048},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.47970741987228394},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.478891521692276},{"id":"https://openalex.org/keywords/synchronizer","display_name":"Synchronizer","score":0.4529707133769989},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.45047247409820557},{"id":"https://openalex.org/keywords/time-to-digital-converter","display_name":"Time-to-digital converter","score":0.43339312076568604},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.42290934920310974},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.42231106758117676},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.41623181104660034},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.40120863914489746},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.40014055371284485},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.37596508860588074},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.35288554430007935},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3180237412452698},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2560703754425049}],"concepts":[{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.6950929164886475},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5765661597251892},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.5491113066673279},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5451218485832214},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.5324761867523193},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.5233732461929321},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.49936985969543457},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.497297078371048},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.47970741987228394},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.478891521692276},{"id":"https://openalex.org/C66727535","wikidata":"https://www.wikidata.org/wiki/Q7662199","display_name":"Synchronizer","level":2,"score":0.4529707133769989},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.45047247409820557},{"id":"https://openalex.org/C99594498","wikidata":"https://www.wikidata.org/wiki/Q2434524","display_name":"Time-to-digital converter","level":4,"score":0.43339312076568604},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.42290934920310974},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.42231106758117676},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.41623181104660034},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.40120863914489746},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.40014055371284485},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.37596508860588074},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.35288554430007935},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3180237412452698},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2560703754425049},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2010.2051240","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2051240","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:oasis.postech.ac.kr:2014.oak/14741","is_oa":false,"landing_page_url":"https://oasis.postech.ac.kr/handle/2014.oak/14741","pdf_url":null,"source":{"id":"https://openalex.org/S4306401965","display_name":"Open Access System for Information Sharing (Pohang University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I123900574","host_organization_name":"Pohang University of Science and Technology","host_organization_lineage":["https://openalex.org/I123900574"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8700000047683716,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1491016920","https://openalex.org/W1607087355","https://openalex.org/W1658200930","https://openalex.org/W1661368752","https://openalex.org/W1895430418","https://openalex.org/W1968721941","https://openalex.org/W1968803376","https://openalex.org/W1975580397","https://openalex.org/W1976220517","https://openalex.org/W2017216250","https://openalex.org/W2078755136","https://openalex.org/W2099250769","https://openalex.org/W2102160092","https://openalex.org/W2157143689","https://openalex.org/W2160130898","https://openalex.org/W2751995795","https://openalex.org/W3143002681","https://openalex.org/W4251278784"],"related_works":["https://openalex.org/W2032786864","https://openalex.org/W2073659567","https://openalex.org/W2006855068","https://openalex.org/W2155174752","https://openalex.org/W2394628954","https://openalex.org/W2168857195","https://openalex.org/W1991349750","https://openalex.org/W2100229053","https://openalex.org/W2144168755","https://openalex.org/W2154598564"],"abstract_inverted_index":{"For":[0,74],"ultra":[1],"low":[2,13,102],"power":[3,14,23],"application,":[4],"digital":[5],"sub-threshold":[6,18,64],"logic":[7,19,34,61],"design":[8],"has":[9],"been":[10],"explored.":[11],"Extremely":[12],"supply":[15,48],"(VDD)":[16],"of":[17,72],"results":[20,132],"in":[21,119,123],"significant":[22],"reduction.":[24],"However,":[25],"it":[26],"is":[27,42,117],"difficult":[28],"to":[29,35,83,94,125,145],"convert":[30],"signals":[31],"from":[32,45,90],"core":[33,40,91],"input/output":[36],"(I/O)":[37],"circuits":[38],"since":[39],"VDD":[41],"vastly":[43],"different":[44],"high":[46,78,99],"I/O":[47,65],"voltage.":[49],"In":[50],"this":[51,107],"work,":[52],"we":[53,109],"propose":[54],"a":[55,68,111],"level":[56,76,136],"converter":[57,137],"based":[58],"on":[59],"dynamic":[60,70],"style":[62],"for":[63],"part,":[66],"having":[67],"large":[69],"range":[71],"conversion.":[73],"the":[75,127,135],"converter,":[77],"voltage":[79,100,103],"clock":[80,88,95],"signal":[81],"needs":[82],"be":[84],"delivered":[85],"through":[86],"separate":[87],"path":[89],"logic,":[92],"leading":[93],"synchronization":[96],"problem":[97],"between":[98],"and":[101],"clocks.":[104],"To":[105],"overcome":[106],"issue,":[108],"employed":[110],"Clock":[112],"Synchronizer.":[113],"A":[114],"test":[115],"chip":[116],"fabricated":[118],"130-nm":[120],"CMOS":[121],"technology":[122],"order":[124],"verify":[126],"proposed":[128],"technique.":[129],"Hardware":[130],"measurement":[131],"show":[133],"that":[134],"successfully":[138],"converts":[139],"0.3":[140],"V":[141,147],"8":[142],"MHz":[143],"pulse":[144],"2.5":[146],"signal.":[148]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":10},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}