{"id":"https://openalex.org/W2149055332","doi":"https://doi.org/10.1109/tvlsi.2010.2049867","title":"Memristor MOS Content Addressable Memory (MCAM): Hybrid Architecture for Future High Performance Search Engines","display_name":"Memristor MOS Content Addressable Memory (MCAM): Hybrid Architecture for Future High Performance Search Engines","publication_year":2010,"publication_date":"2010-05-28","ids":{"openalex":"https://openalex.org/W2149055332","doi":"https://doi.org/10.1109/tvlsi.2010.2049867","mag":"2149055332"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2010.2049867","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2049867","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://figshare.com/articles/journal_contribution/Memristor_MOS_content_addressable_memory_MCAM_Hybrid_architecture_for_future_high_performance_search_engines/27465435","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011814002","display_name":"Kamran Eshraghian","orcid":null},"institutions":[{"id":"https://openalex.org/I163753206","display_name":"Chungbuk National University","ror":"https://ror.org/02wnxgj78","country_code":"KR","type":"education","lineage":["https://openalex.org/I163753206"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Kamran Eshraghian","raw_affiliation_strings":["College of Electrical and Information Engineering, WCU Program, Chungbuk National University, Cheonghu, South Korea"],"affiliations":[{"raw_affiliation_string":"College of Electrical and Information Engineering, WCU Program, Chungbuk National University, Cheonghu, South Korea","institution_ids":["https://openalex.org/I163753206"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000592238","display_name":"Kyoung-Rok Cho","orcid":"https://orcid.org/0000-0002-8945-5743"},"institutions":[{"id":"https://openalex.org/I163753206","display_name":"Chungbuk National University","ror":"https://ror.org/02wnxgj78","country_code":"KR","type":"education","lineage":["https://openalex.org/I163753206"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kyoung-Rok Cho","raw_affiliation_strings":["College of Electrical and Information Engineering, WCU Program, Chungbuk National University, Cheonghu, South Korea"],"affiliations":[{"raw_affiliation_string":"College of Electrical and Information Engineering, WCU Program, Chungbuk National University, Cheonghu, South Korea","institution_ids":["https://openalex.org/I163753206"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065017416","display_name":"Omid Kavehei","orcid":"https://orcid.org/0000-0002-2753-5553"},"institutions":[{"id":"https://openalex.org/I5681781","display_name":"University of Adelaide","ror":"https://ror.org/00892tw58","country_code":"AU","type":"education","lineage":["https://openalex.org/I5681781"]},{"id":"https://openalex.org/I163753206","display_name":"Chungbuk National University","ror":"https://ror.org/02wnxgj78","country_code":"KR","type":"education","lineage":["https://openalex.org/I163753206"]}],"countries":["AU","KR"],"is_corresponding":false,"raw_author_name":"Omid Kavehei","raw_affiliation_strings":["College of Electrical and Information Engineering, WCU Program, Chungbuk National University, Cheonghu, South Korea","School of Electrical and Electronic Engineering, University of Adelaide, Adelaide, SA, Australia"],"affiliations":[{"raw_affiliation_string":"College of Electrical and Information Engineering, WCU Program, Chungbuk National University, Cheonghu, South Korea","institution_ids":["https://openalex.org/I163753206"]},{"raw_affiliation_string":"School of Electrical and Electronic Engineering, University of Adelaide, Adelaide, SA, Australia","institution_ids":["https://openalex.org/I5681781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057359882","display_name":"Soon-Ku Kang","orcid":null},"institutions":[{"id":"https://openalex.org/I156087764","display_name":"University of California, Merced","ror":"https://ror.org/00d9ah105","country_code":"US","type":"education","lineage":["https://openalex.org/I156087764"]},{"id":"https://openalex.org/I163753206","display_name":"Chungbuk National University","ror":"https://ror.org/02wnxgj78","country_code":"KR","type":"education","lineage":["https://openalex.org/I163753206"]}],"countries":["KR","US"],"is_corresponding":false,"raw_author_name":"Soon-Ku Kang","raw_affiliation_strings":["College of Electrical and Information Engineering, WCU Program, Chungbuk National University, Cheonghu, South Korea","School of Engineering, University of California, Merced, CA, USA"],"affiliations":[{"raw_affiliation_string":"College of Electrical and Information Engineering, WCU Program, Chungbuk National University, Cheonghu, South Korea","institution_ids":["https://openalex.org/I163753206"]},{"raw_affiliation_string":"School of Engineering, University of California, Merced, CA, USA","institution_ids":["https://openalex.org/I156087764"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040978000","display_name":"Derek Abbott","orcid":"https://orcid.org/0000-0002-0945-2674"},"institutions":[{"id":"https://openalex.org/I5681781","display_name":"University of Adelaide","ror":"https://ror.org/00892tw58","country_code":"AU","type":"education","lineage":["https://openalex.org/I5681781"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Derek Abbott","raw_affiliation_strings":["School of Electrical and Electronic Engineering, University of Adelaide, Adelaide, SA, Australia"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, University of Adelaide, Adelaide, SA, Australia","institution_ids":["https://openalex.org/I5681781"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015683783","display_name":"Sung-Mo Kang","orcid":"https://orcid.org/0000-0001-8424-3410"},"institutions":[{"id":"https://openalex.org/I156087764","display_name":"University of California, Merced","ror":"https://ror.org/00d9ah105","country_code":"US","type":"education","lineage":["https://openalex.org/I156087764"]},{"id":"https://openalex.org/I163753206","display_name":"Chungbuk National University","ror":"https://ror.org/02wnxgj78","country_code":"KR","type":"education","lineage":["https://openalex.org/I163753206"]}],"countries":["KR","US"],"is_corresponding":false,"raw_author_name":"Sung-Mo Steve Kang","raw_affiliation_strings":["College of Electrical and Information Engineering, WCU Program, Chungbuk National University, Cheonghu, South Korea","School of Engineering, University of California, Merced, CA, USA"],"affiliations":[{"raw_affiliation_string":"College of Electrical and Information Engineering, WCU Program, Chungbuk National University, Cheonghu, South Korea","institution_ids":["https://openalex.org/I163753206"]},{"raw_affiliation_string":"School of Engineering, University of California, Merced, CA, USA","institution_ids":["https://openalex.org/I156087764"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5011814002"],"corresponding_institution_ids":["https://openalex.org/I163753206"],"apc_list":null,"apc_paid":null,"fwci":14.4023,"has_fulltext":false,"cited_by_count":253,"citation_normalized_percentile":{"value":0.99195513,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":98,"max":100},"biblio":{"volume":"19","issue":"8","first_page":"1407","last_page":"1417"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10660","display_name":"Conducting polymers and applications","score":0.9919999837875366,"subfield":{"id":"https://openalex.org/subfields/2507","display_name":"Polymers and Plastics"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.824172854423523},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.6193525791168213},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.578932523727417},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5747029781341553},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5693326592445374},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5221315026283264},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.45560139417648315},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.45354145765304565},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.4217304289340973},{"id":"https://openalex.org/keywords/memistor","display_name":"Memistor","score":0.41547566652297974},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2786720097064972},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.26708829402923584},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2435714602470398},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.11420884728431702}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.824172854423523},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.6193525791168213},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.578932523727417},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5747029781341553},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5693326592445374},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5221315026283264},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.45560139417648315},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.45354145765304565},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.4217304289340973},{"id":"https://openalex.org/C1895703","wikidata":"https://www.wikidata.org/wiki/Q6034938","display_name":"Memistor","level":4,"score":0.41547566652297974},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2786720097064972},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26708829402923584},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2435714602470398},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.11420884728431702},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":5,"locations":[{"id":"doi:10.1109/tvlsi.2010.2049867","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2049867","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.701.7206","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.701.7206","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eleceng.adelaide.edu.au/personal/dabbott/publications/TVL_omid2011.pdf","raw_type":"text"},{"id":"pmh:oai:alma.61RMIT_INST:11247010940001341","is_oa":false,"landing_page_url":"http://doi.org/10.1109/TVLSI.2010.2049867","pdf_url":null,"source":{"id":"https://openalex.org/S4306402074","display_name":"RMIT Research Repository (RMIT University Library)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I82951845","host_organization_name":"RMIT University","host_organization_lineage":["https://openalex.org/I82951845"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"text"},{"id":"pmh:oai:digital.library.adelaide.edu.au:2440/69833","is_oa":false,"landing_page_url":"http://hdl.handle.net/2440/69833","pdf_url":null,"source":{"id":"https://openalex.org/S4306401835","display_name":"Adelaide Research & Scholarship (AR&S) (University of Adelaide)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I5681781","host_organization_name":"The University of Adelaide","host_organization_lineage":["https://openalex.org/I5681781"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://dx.doi.org/10.1109/tvlsi.2010.2049867","raw_type":"Journal article"},{"id":"pmh:oai:figshare.com:article/27465435","is_oa":true,"landing_page_url":"https://figshare.com/articles/journal_contribution/Memristor_MOS_content_addressable_memory_MCAM_Hybrid_architecture_for_future_high_performance_search_engines/27465435","pdf_url":null,"source":{"id":"https://openalex.org/S4377196282","display_name":"Figshare","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210132348","host_organization_name":"Figshare (United Kingdom)","host_organization_lineage":["https://openalex.org/I4210132348"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Journal contribution"}],"best_oa_location":{"id":"pmh:oai:figshare.com:article/27465435","is_oa":true,"landing_page_url":"https://figshare.com/articles/journal_contribution/Memristor_MOS_content_addressable_memory_MCAM_Hybrid_architecture_for_future_high_performance_search_engines/27465435","pdf_url":null,"source":{"id":"https://openalex.org/S4377196282","display_name":"Figshare","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210132348","host_organization_name":"Figshare (United Kingdom)","host_organization_lineage":["https://openalex.org/I4210132348"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Journal contribution"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5299999713897705,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321203","display_name":"Chungbuk National University","ror":"https://ror.org/02wnxgj78"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1981776328","https://openalex.org/W1982376554","https://openalex.org/W1990728339","https://openalex.org/W2003872791","https://openalex.org/W2013055927","https://openalex.org/W2023636548","https://openalex.org/W2031176269","https://openalex.org/W2045009304","https://openalex.org/W2062143991","https://openalex.org/W2080391538","https://openalex.org/W2095913060","https://openalex.org/W2097343842","https://openalex.org/W2112181056","https://openalex.org/W2113899638","https://openalex.org/W2121330629","https://openalex.org/W2124306283","https://openalex.org/W2136293553","https://openalex.org/W2136336272","https://openalex.org/W2136811604","https://openalex.org/W2147355868","https://openalex.org/W2153690880","https://openalex.org/W2158520123","https://openalex.org/W2162651880","https://openalex.org/W2166432809","https://openalex.org/W2169851099","https://openalex.org/W2170396030","https://openalex.org/W2538854995","https://openalex.org/W2603064927","https://openalex.org/W3106114372","https://openalex.org/W6736339276"],"related_works":["https://openalex.org/W3170109256","https://openalex.org/W2185262500","https://openalex.org/W4251693286","https://openalex.org/W1543954628","https://openalex.org/W4385367273","https://openalex.org/W2780290013","https://openalex.org/W2797315502","https://openalex.org/W2163054919","https://openalex.org/W4252977987","https://openalex.org/W2106343578"],"abstract_inverted_index":{"Large-capacity":[0],"content":[1],"addressable":[2],"memory":[3],"(CAM)":[4],"is":[5],"a":[6,10,23,49,56,71,82],"key":[7],"element":[8],"in":[9,26],"wide":[11],"variety":[12],"of":[13,18,29,33,45,64,73,81,91,105,129],"applications.":[14],"The":[15,95],"inevitable":[16],"complexities":[17],"scaling":[19],"MOS":[20,75],"transistors":[21],"introduce":[22],"major":[24],"challenge":[25],"the":[27,60,79,88,92,99,106,113,142],"realization":[28],"such":[30],"systems.":[31],"Convergence":[32],"disparate":[34],"technologies,":[35],"which":[36],"are":[37],"compatible":[38],"with":[39,103,108],"CMOS":[40,109],"processing,":[41],"may":[42],"allow":[43],"extension":[44],"Moore's":[46],"Law":[47],"for":[48,117,138],"few":[50],"more":[51],"years.":[52],"This":[53],"paper":[54],"provides":[55,116],"new":[57,118],"approach":[58],"towards":[59,120],"design":[61],"and":[62,98,135],"modeling":[63],"Memory":[65],"resistor":[66],"(Memristor)-based":[67],"CAM":[68,93,125],"(MCAM)":[69],"using":[70],"combination":[72],"memristor":[74,107],"devices":[76],"to":[77],"form":[78],"core":[80],"memory/compare":[83],"logic":[84],"cell":[85],"that":[86],"forms":[87],"building":[89],"block":[90],"architecture.":[94],"non-volatile":[96],"characteristic":[97],"nanoscale":[100],"geometry":[101],"together":[102],"compatibility":[104],"processing":[110],"technology":[111,143],"increases":[112],"packing":[114],"density,":[115],"approaches":[119],"power":[121,133],"management":[122],"through":[123],"disabling":[124],"blocks":[126],"without":[127],"loss":[128],"stored":[130],"data,":[131],"reduces":[132],"dissipation,":[134],"has":[136],"scope":[137],"speed":[139],"improvement":[140],"as":[141],"matures.":[144]},"counts_by_year":[{"year":2025,"cited_by_count":6},{"year":2023,"cited_by_count":8},{"year":2022,"cited_by_count":14},{"year":2021,"cited_by_count":13},{"year":2020,"cited_by_count":16},{"year":2019,"cited_by_count":15},{"year":2018,"cited_by_count":16},{"year":2017,"cited_by_count":22},{"year":2016,"cited_by_count":26},{"year":2015,"cited_by_count":33},{"year":2014,"cited_by_count":34},{"year":2013,"cited_by_count":22},{"year":2012,"cited_by_count":14}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}