{"id":"https://openalex.org/W2098335407","doi":"https://doi.org/10.1109/tvlsi.2010.2049668","title":"A Wide Voltage Range Digital I/O Design Using Novel Floating N-Well Circuit","display_name":"A Wide Voltage Range Digital I/O Design Using Novel Floating N-Well Circuit","publication_year":2010,"publication_date":"2010-05-28","ids":{"openalex":"https://openalex.org/W2098335407","doi":"https://doi.org/10.1109/tvlsi.2010.2049668","mag":"2098335407"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2010.2049668","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2049668","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077220045","display_name":"Chua\u2010Chin Wang","orcid":"https://orcid.org/0000-0002-2426-2879"},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Chua-Chin Wang","raw_affiliation_strings":["Department of Electrical Engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan","Dept. of Electr. Eng., Nat. Sun Yat-sen Univ., Kaohsiung, , Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Sun Yat-sen Univ., Kaohsiung, , Taiwan","institution_ids":["https://openalex.org/I142974352"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100838266","display_name":"Chia-Hao Hsu","orcid":null},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chia-Hao Hsu","raw_affiliation_strings":["Department of Electrical Engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan","Dept. of Electr. Eng., Nat. Sun Yat-sen Univ., Kaohsiung, , Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Sun Yat-sen Univ., Kaohsiung, , Taiwan","institution_ids":["https://openalex.org/I142974352"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109221091","display_name":"Szu-Chia Liao","orcid":null},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Szu-Chia Liao","raw_affiliation_strings":["Department of Electrical Engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan","Dept. of Electr. Eng., Nat. Sun Yat-sen Univ., Kaohsiung, , Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Sun Yat-sen Univ., Kaohsiung, , Taiwan","institution_ids":["https://openalex.org/I142974352"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5045129199","display_name":"Yicheng Liu","orcid":"https://orcid.org/0000-0002-8922-809X"},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yi-Cheng Liu","raw_affiliation_strings":["Department of Electrical Engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan","Dept. of Electr. Eng., Nat. Sun Yat-sen Univ., Kaohsiung, , Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Sun Yat-sen Univ., Kaohsiung, , Taiwan","institution_ids":["https://openalex.org/I142974352"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5077220045"],"corresponding_institution_ids":["https://openalex.org/I142974352"],"apc_list":null,"apc_paid":null,"fwci":0.2886,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.64650762,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"19","issue":"8","first_page":"1481","last_page":"1485"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5848404169082642},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.576170802116394},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5599030256271362},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5155739188194275},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4986534118652344},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46186691522598267},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.4347064197063446},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.37496817111968994},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.3289901614189148},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3078386187553406}],"concepts":[{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5848404169082642},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.576170802116394},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5599030256271362},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5155739188194275},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4986534118652344},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46186691522598267},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.4347064197063446},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.37496817111968994},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.3289901614189148},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3078386187553406}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2010.2049668","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2049668","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8299999833106995,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320316499","display_name":"National Applied Research Laboratories","ror":"https://ror.org/05wcstg80"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1589632217","https://openalex.org/W1852838424","https://openalex.org/W2120030291","https://openalex.org/W2130801548","https://openalex.org/W2149353817","https://openalex.org/W2152525104","https://openalex.org/W2197532981"],"related_works":["https://openalex.org/W2899084033","https://openalex.org/W2139774918","https://openalex.org/W2954104981","https://openalex.org/W2118243209","https://openalex.org/W2108396330","https://openalex.org/W2061181929","https://openalex.org/W2584544613","https://openalex.org/W2303515603","https://openalex.org/W1817913304","https://openalex.org/W2143093341"],"abstract_inverted_index":{"A":[0],"fully":[1],"bidirectional":[2],"mixed-voltage":[3],"input/output":[4],"(I/O)":[5],"buffer":[6],"using":[7,73],"a":[8,24,42,47,96],"novel":[9,43],"floating":[10],"N-well":[11],"circuit":[12,45],"is":[13,33,65,69,81,88],"presented.":[14],"To":[15],"provide":[16],"appropriate":[17],"gate":[18,26],"voltages":[19],"for":[20],"output":[21],"stage":[22],"transistors,":[23],"dynamic":[25],"bias":[27],"generator":[28],"without":[29],"gate-oxide":[30],"overstress":[31],"effect":[32],"implemented.":[34],"The":[35],"proposed":[36],"I/O":[37],"also":[38],"takes":[39],"advantage":[40],"of":[41,53,100],"gate-tracking":[44],"and":[46],"PAD":[48],"voltage":[49],"detector":[50],"by":[51],"means":[52],"eliminating":[54],"the":[55,60,84],"leakage":[56],"current":[57],"such":[58],"that":[59,78],"compatibility":[61],"among":[62],"all":[63],"subcircuits":[64],"ensured.":[66],"Our":[67],"design":[68],"proved":[70],"on":[71],"silicon":[72],"0.18":[74],"\u03bcm":[75],"CMOS":[76],"process":[77],"when":[79],"VDDIO":[80],"5.0/3.3/1.8/1.2/0.9":[82],"V,":[83],"maximum":[85],"data":[86],"rate":[87],"found":[89],"to":[90],"be":[91],"80/80/125/100/80":[92],"MHz,":[93],"respectively,":[94],"with":[95],"given":[97],"capacitive":[98],"load":[99],"10":[101],"pF.":[102]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}