{"id":"https://openalex.org/W2129955113","doi":"https://doi.org/10.1109/tvlsi.2010.2049389","title":"Dynamic Transfer of Computation to Processor Cache for Yield and Reliability Improvement","display_name":"Dynamic Transfer of Computation to Processor Cache for Yield and Reliability Improvement","publication_year":2010,"publication_date":"2010-06-16","ids":{"openalex":"https://openalex.org/W2129955113","doi":"https://doi.org/10.1109/tvlsi.2010.2049389","mag":"2129955113"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2010.2049389","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2049389","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100619719","display_name":"Somnath Paul","orcid":"https://orcid.org/0000-0001-9908-669X"},"institutions":[{"id":"https://openalex.org/I58956616","display_name":"Case Western Reserve University","ror":"https://ror.org/051fd9666","country_code":"US","type":"education","lineage":["https://openalex.org/I58956616"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Somnath Paul","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Western Reserve University, Cleveland, OH, USA","Department of EECS, Case Western Reserve University, Cleveland, OH, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Western Reserve University, Cleveland, OH, USA","institution_ids":["https://openalex.org/I58956616"]},{"raw_affiliation_string":"Department of EECS, Case Western Reserve University, Cleveland, OH, USA","institution_ids":["https://openalex.org/I58956616"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039442844","display_name":"Swarup Bhunia","orcid":"https://orcid.org/0000-0001-6082-6961"},"institutions":[{"id":"https://openalex.org/I58956616","display_name":"Case Western Reserve University","ror":"https://ror.org/051fd9666","country_code":"US","type":"education","lineage":["https://openalex.org/I58956616"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Swarup Bhunia","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Western Reserve University, Cleveland, OH, USA","Department of EECS, Case Western Reserve University, Cleveland, OH, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Western Reserve University, Cleveland, OH, USA","institution_ids":["https://openalex.org/I58956616"]},{"raw_affiliation_string":"Department of EECS, Case Western Reserve University, Cleveland, OH, USA","institution_ids":["https://openalex.org/I58956616"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I58956616"],"apc_list":null,"apc_paid":null,"fwci":2.318,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.89295658,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"19","issue":"8","first_page":"1368","last_page":"1379"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7266417741775513},{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.6682961583137512},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.644586980342865},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5432338714599609},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5116127133369446},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.5036439299583435},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.4443580210208893},{"id":"https://openalex.org/keywords/parametric-statistics","display_name":"Parametric statistics","score":0.4398396909236908},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4232766628265381},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35337045788764954},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.21444857120513916},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.20476722717285156},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09731927514076233}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7266417741775513},{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.6682961583137512},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.644586980342865},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5432338714599609},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5116127133369446},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.5036439299583435},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.4443580210208893},{"id":"https://openalex.org/C117251300","wikidata":"https://www.wikidata.org/wiki/Q1849855","display_name":"Parametric statistics","level":2,"score":0.4398396909236908},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4232766628265381},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35337045788764954},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.21444857120513916},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.20476722717285156},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09731927514076233},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2010.2049389","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2049389","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.717.7309","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.717.7309","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://engr.case.edu/bhunia_swarup/papers/J/J9.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W1547345548","https://openalex.org/W1555915743","https://openalex.org/W1595368737","https://openalex.org/W2033443176","https://openalex.org/W2046952501","https://openalex.org/W2048583641","https://openalex.org/W2071691160","https://openalex.org/W2098228187","https://openalex.org/W2100785641","https://openalex.org/W2102727118","https://openalex.org/W2104677471","https://openalex.org/W2110551789","https://openalex.org/W2114507919","https://openalex.org/W2115157620","https://openalex.org/W2116295078","https://openalex.org/W2125169487","https://openalex.org/W2127128585","https://openalex.org/W2127936519","https://openalex.org/W2132621842","https://openalex.org/W2135948795","https://openalex.org/W2146018705","https://openalex.org/W2154857344","https://openalex.org/W2155640457","https://openalex.org/W2157133114","https://openalex.org/W2157447136","https://openalex.org/W2162910994","https://openalex.org/W2278070240","https://openalex.org/W2497735908","https://openalex.org/W3140903683","https://openalex.org/W4231535434","https://openalex.org/W4236432903","https://openalex.org/W4238143865","https://openalex.org/W4238535529","https://openalex.org/W6792941224","https://openalex.org/W6820010905"],"related_works":["https://openalex.org/W1571368810","https://openalex.org/W2093683727","https://openalex.org/W2154055002","https://openalex.org/W1616582327","https://openalex.org/W1784146144","https://openalex.org/W2498017833","https://openalex.org/W2379400621","https://openalex.org/W4239295894","https://openalex.org/W2372170743","https://openalex.org/W1558545464"],"abstract_inverted_index":{"VLSI":[0],"systems":[1],"in":[2,52,210,240],"the":[3,72,109,152,167,176,182,208,211,223,233],"nanometer":[4],"regime":[5],"suffer":[6],"from":[7,100],"high":[8,197],"defect":[9,257],"rates":[10],"and":[11,56,201,230,246],"large":[12],"parametric":[13,47],"variations":[14,48],"that":[15,30,70,150,222],"lead":[16],"to":[17,75,94,111,126,175,253],"yield":[18,55,229],"loss":[19,239],"as":[20,22],"well":[21],"reduced":[23,115],"reliability":[24,231],"of":[25,97,121,131,140,155,178,199,207,218,235],"operation.":[26],"An":[27],"architectural":[28],"framework":[29,69,87],"ensures":[31],"proper":[32],"system":[33,58],"operation":[34,90,165],"when":[35],"few":[36],"functional":[37,105,133],"units":[38],"are":[39],"defective":[40,102,132],"or":[41,45,103,135,192],"unreliable":[42,104],"under":[43],"process-induced":[44],"temporal":[46,141],"can":[49,159,226],"be":[50,160],"effective":[51],"improving":[53],"manufacturing":[54],"overall":[57],"reliability.":[59],"In":[60],"this":[61],"paper,":[62],"we":[63],"propose":[64],"a":[65,81,98,101,114,185,216,237],"novel":[66],"memory-based":[67],"computational":[68],"exploits":[71],"on-chip":[73],"memory":[74,96,156],"perform":[76],"computation":[77,158],"on":[78],"demand":[79],"using":[80],"lookup":[82],"table":[83],"(LUT)-based":[84],"approach.":[85,259],"The":[86],"achieves":[88],"reliable":[89],"by":[91],"transferring":[92],"activity":[93],"embedded":[95],"processor":[99],"unit.":[106],"This":[107],"allows":[108],"die":[110],"run":[112],"at":[113,232],"(but":[116],"acceptable)":[117],"performance":[118,241],"level":[119],"instead":[120],"being":[122,136],"completely":[123],"discarded":[124],"due":[125,174],"unit":[127],"failure":[128],"(in":[129,138],"case":[130,139],"unit)":[134],"throttled":[137],"parameter":[142],"variations,":[143],"e.g.,":[144],"temperature":[145],"induced":[146],"variations).":[147],"We":[148],"note":[149],"although":[151],"worst-case":[153],"latency":[154,169],"based":[157,256],"considerably":[161],"higher":[162,173],"than":[163],"regular":[164],"latency,":[166],"average":[168,244],"is":[170],"only":[171,205,236],"modestly":[172],"abundance":[177],"narrow-width":[179],"operands.":[180],"Furthermore,":[181],"operands":[183],"for":[184,215],"specific":[186],"instruction":[187],"(e.g.,":[188],"integer":[189],"add,":[190],"multiply,":[191],"floating":[193],"point":[194],"add)":[195],"experience":[196],"locality":[198],"reference":[200],"thus":[202],"require":[203],"loading":[204],"part":[206],"LUTs":[209],"cache.":[212],"Simulation":[213],"results":[214],"set":[217],"benchmark":[219],"applications":[220],"show":[221],"proposed":[224],"scheme":[225],"significantly":[227],"improve":[228],"cost":[234],"small":[238],"(on":[242],"an":[243],"0.8%)":[245],"10":[247],"\u00d7":[248],"less":[249],"area":[250],"overhead":[251],"compared":[252],"hardware":[254],"duplication":[255],"tolerance":[258]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}