{"id":"https://openalex.org/W2082030077","doi":"https://doi.org/10.1109/tvlsi.2010.2049387","title":"A High Precision Fast Locking Arbitrary Duty Cycle Clock Synchronization Circuit","display_name":"A High Precision Fast Locking Arbitrary Duty Cycle Clock Synchronization Circuit","publication_year":2010,"publication_date":"2010-05-28","ids":{"openalex":"https://openalex.org/W2082030077","doi":"https://doi.org/10.1109/tvlsi.2010.2049387","mag":"2082030077"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2010.2049387","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2049387","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101981427","display_name":"Kuo\u2010Hsing Cheng","orcid":"https://orcid.org/0000-0002-0997-5264"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Kuo-Hsing Cheng","raw_affiliation_strings":["MSIC Laboratory, Department of Electrical Engineering, National Central University, Taoyuan, Taiwan","Dept. of Electr. Eng., National Central Univ., Jhongli, Taiwan"],"affiliations":[{"raw_affiliation_string":"MSIC Laboratory, Department of Electrical Engineering, National Central University, Taoyuan, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"Dept. of Electr. Eng., National Central Univ., Jhongli, Taiwan","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053045810","display_name":"Kai\u2010Wei Hong","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kai-Wei Hong","raw_affiliation_strings":["MSIC Laboratory, Department of Electrical Engineering, National Central University, Taoyuan, Taiwan","Dept. of Electr. Eng., National Central Univ., Jhongli, Taiwan"],"affiliations":[{"raw_affiliation_string":"MSIC Laboratory, Department of Electrical Engineering, National Central University, Taoyuan, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"Dept. of Electr. Eng., National Central Univ., Jhongli, Taiwan","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024712282","display_name":"Chi-Hsiang Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chi-Hsiang Chen","raw_affiliation_strings":["MSIC Laboratory, Department of Electrical Engineering, National Central University, Taoyuan, Taiwan","Dept. of Electr. Eng., National Central Univ., Jhongli, Taiwan"],"affiliations":[{"raw_affiliation_string":"MSIC Laboratory, Department of Electrical Engineering, National Central University, Taoyuan, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"Dept. of Electr. Eng., National Central Univ., Jhongli, Taiwan","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025566121","display_name":"Jen\u2010Chieh Liu","orcid":"https://orcid.org/0000-0002-7045-6586"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jen-Chieh Liu","raw_affiliation_strings":["MSIC Laboratory, Department of Electrical Engineering, National Central University, Taoyuan, Taiwan","Dept. of Electr. Eng., National Central Univ., Jhongli, Taiwan"],"affiliations":[{"raw_affiliation_string":"MSIC Laboratory, Department of Electrical Engineering, National Central University, Taoyuan, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"Dept. of Electr. Eng., National Central Univ., Jhongli, Taiwan","institution_ids":["https://openalex.org/I22265921"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5101981427"],"corresponding_institution_ids":["https://openalex.org/I22265921"],"apc_list":null,"apc_paid":null,"fwci":0.8659,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.77473264,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"19","issue":"7","first_page":"1218","last_page":"1228"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.8437942266464233},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.7729193568229675},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.7596550583839417},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.750735878944397},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.7045122385025024},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.6866655945777893},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.643105149269104},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.6293082237243652},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.6021476984024048},{"id":"https://openalex.org/keywords/clock-drift","display_name":"Clock drift","score":0.5610330104827881},{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.5599006414413452},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5469139814376831},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5444440245628357},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.4929523468017578},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.48132526874542236},{"id":"https://openalex.org/keywords/synchronizing","display_name":"Synchronizing","score":0.4643422067165375},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.42476195096969604},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3998471200466156},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.28652411699295044},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.22447484731674194},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19758731126785278},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.1310211420059204},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0738164484500885}],"concepts":[{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.8437942266464233},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.7729193568229675},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.7596550583839417},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.750735878944397},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.7045122385025024},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.6866655945777893},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.643105149269104},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.6293082237243652},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.6021476984024048},{"id":"https://openalex.org/C155837451","wikidata":"https://www.wikidata.org/wiki/Q1069144","display_name":"Clock drift","level":5,"score":0.5610330104827881},{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.5599006414413452},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5469139814376831},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5444440245628357},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.4929523468017578},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.48132526874542236},{"id":"https://openalex.org/C162932704","wikidata":"https://www.wikidata.org/wiki/Q1058791","display_name":"Synchronizing","level":3,"score":0.4643422067165375},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.42476195096969604},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3998471200466156},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.28652411699295044},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.22447484731674194},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19758731126785278},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.1310211420059204},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0738164484500885}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2010.2049387","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2049387","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8799999952316284}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1524292748","https://openalex.org/W1831473815","https://openalex.org/W1986547568","https://openalex.org/W2074806558","https://openalex.org/W2097149427","https://openalex.org/W2129435173","https://openalex.org/W2138134203","https://openalex.org/W2151516060","https://openalex.org/W2163605226","https://openalex.org/W2166287616","https://openalex.org/W2167044049","https://openalex.org/W2169622190","https://openalex.org/W2540774492","https://openalex.org/W6638798140"],"related_works":["https://openalex.org/W2169618112","https://openalex.org/W3006003651","https://openalex.org/W4313332229","https://openalex.org/W2224788396","https://openalex.org/W2205497670","https://openalex.org/W2125201667","https://openalex.org/W4231008241","https://openalex.org/W2286776167","https://openalex.org/W2143420037","https://openalex.org/W2082030077"],"abstract_inverted_index":{"This":[0,15],"study":[1],"proposes":[2],"a":[3,55,114,137],"high":[4],"precision":[5],"fast":[6],"locking":[7],"arbitrary":[8,70],"duty":[9,71],"cycle":[10,72],"clock":[11,23,27,30,44,49,53,74,109,112],"synchronization":[12],"(HPCS)":[13],"circuit.":[14],"HPCS":[16,39,65,78,101],"is":[17,126,134,175],"capable":[18],"of":[19,85,172],"synchronizing":[20],"the":[21,25,37,43,47,51,60,64,77,83,91,96,100,104,107,121,156],"external":[22,48,108],"and":[24,50,81,110,142,159,165],"internal":[26,52,111],"in":[28,54,136],"three":[29,34],"cycles.":[31],"By":[32],"using":[33],"innovative":[35],"techniques,":[36],"proposed":[38,132],"can":[40,102],"also":[41],"reduce":[42],"skew":[45],"between":[46,106],"chip.":[56],"First,":[57],"by":[58,89],"modifying":[59],"mirror":[61],"control":[62],"circuit,":[63],"operates":[66],"correctly":[67],"with":[68,113],"an":[69,144],"(25%-75%)":[73],"signal.":[75],"Second,":[76],"works":[79],"precisely":[80],"ignores":[82],"effect":[84],"output":[86,97],"load":[87],"changes":[88],"moving":[90],"measurement":[92],"delay":[93],"line":[94],"beyond":[95],"driver.":[98],"Finally,":[99],"enhance":[103],"resolution":[105],"fine":[115],"tuning":[116],"structure.":[117],"After":[118],"phase":[119,124],"locking,":[120],"maximum":[122],"static":[123],"error":[125],"less":[127],"than":[128],"20":[129],"ps.":[130],"The":[131,169],"chip":[133,174],"fabricated":[135],"TSMC":[138],"130-nm":[139],"CMOS":[140],"process,":[141],"has":[143],"operating":[145],"frequency":[146],"range":[147],"from":[148],"300":[149],"to":[150],"600":[151,154],"MHz.":[152],"At":[153],"MHz,":[155],"power":[157],"consumption":[158],"rms":[160],"jitter":[161],"are":[162],"2.4":[163],"mW":[164],"3.06":[166],"ps,":[167],"respectively.":[168],"active":[170],"area":[171],"this":[173],"0.3":[176],"\u00d7":[177],"0.13":[178],"mm":[179],"<sup":[180],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[181],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[182],".":[183]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":4},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}