{"id":"https://openalex.org/W2170569687","doi":"https://doi.org/10.1109/tvlsi.2010.2049038","title":"Impacts of NBTI/PBTI and Contact Resistance on Power-Gated SRAM With High-$\\kappa$ Metal-Gate Devices","display_name":"Impacts of NBTI/PBTI and Contact Resistance on Power-Gated SRAM With High-$\\kappa$ Metal-Gate Devices","publication_year":2010,"publication_date":"2010-05-26","ids":{"openalex":"https://openalex.org/W2170569687","doi":"https://doi.org/10.1109/tvlsi.2010.2049038","mag":"2170569687"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2010.2049038","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2049038","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103560206","display_name":"Hao-I Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Hao-I Yang","raw_affiliation_strings":["Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111568152","display_name":"Wei Hwang","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wei Hwang","raw_affiliation_strings":["Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5106424690","display_name":"Ching-Te Chuang","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ching-Te Chuang","raw_affiliation_strings":["Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5103560206"],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":3.4637,"has_fulltext":false,"cited_by_count":41,"citation_normalized_percentile":{"value":0.93073325,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"19","issue":"7","first_page":"1192","last_page":"1204"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6815206408500671},{"id":"https://openalex.org/keywords/negative-bias-temperature-instability","display_name":"Negative-bias temperature instability","score":0.6808624267578125},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5460125207901001},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.48707082867622375},{"id":"https://openalex.org/keywords/metal-gate","display_name":"Metal gate","score":0.48394301533699036},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.4487428367137909},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.3545718789100647},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.3158542513847351},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.23099803924560547},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21705150604248047},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.15650230646133423},{"id":"https://openalex.org/keywords/gate-oxide","display_name":"Gate oxide","score":0.06493330001831055}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6815206408500671},{"id":"https://openalex.org/C557185","wikidata":"https://www.wikidata.org/wiki/Q6987194","display_name":"Negative-bias temperature instability","level":5,"score":0.6808624267578125},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5460125207901001},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.48707082867622375},{"id":"https://openalex.org/C51140833","wikidata":"https://www.wikidata.org/wiki/Q6822740","display_name":"Metal gate","level":5,"score":0.48394301533699036},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.4487428367137909},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.3545718789100647},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.3158542513847351},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.23099803924560547},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21705150604248047},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.15650230646133423},{"id":"https://openalex.org/C2361726","wikidata":"https://www.wikidata.org/wiki/Q5527031","display_name":"Gate oxide","level":4,"score":0.06493330001831055}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2010.2049038","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2049038","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1549524671","https://openalex.org/W1600691640","https://openalex.org/W1969775274","https://openalex.org/W1986415905","https://openalex.org/W2102729267","https://openalex.org/W2102785080","https://openalex.org/W2108825195","https://openalex.org/W2109104675","https://openalex.org/W2112602631","https://openalex.org/W2122757690","https://openalex.org/W2125347149","https://openalex.org/W2126416778","https://openalex.org/W2126898248","https://openalex.org/W2137706187","https://openalex.org/W2141041201","https://openalex.org/W2156642062","https://openalex.org/W2158609250","https://openalex.org/W2175366782","https://openalex.org/W4246982917","https://openalex.org/W4285719527","https://openalex.org/W6676227394"],"related_works":["https://openalex.org/W3150866391","https://openalex.org/W2944990515","https://openalex.org/W2942040471","https://openalex.org/W2088008649","https://openalex.org/W2166033074","https://openalex.org/W2112214579","https://openalex.org/W2036808971","https://openalex.org/W2028220610","https://openalex.org/W2310523918","https://openalex.org/W1968460025"],"abstract_inverted_index":{"The":[0,82,118],"threshold":[1],"voltage":[2],"(":[3],"<i":[4,34],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[5,8,35,38],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">V</i>":[6,36],"<sub":[7,37],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">TH</sub>":[9,39],")":[10],"drifts":[11,40],"induced":[12],"by":[13],"negative":[14],"bias":[15,21],"temperature":[16,22],"instability":[17,23],"(NBTI)":[18],"and":[19,27,46,48,93,127,143,153,166],"positive":[20],"(PBTI)":[24],"weaken":[25],"PFETs":[26],"high-k":[28,150],"metal-gate":[29,151],"NFETs,":[30],"respectively.":[31],"These":[32],"long-term":[33],"degrade":[41],"SRAM":[42,73,91,97,147,162],"cell":[43,163],"stability,":[44,92,164],"margin,":[45,165],"performance,":[47],"may":[49],"lead":[50],"to":[51,95,109],"functional":[52],"failure":[53],"over":[54],"the":[55,60,90,139,154,158],"life":[56],"of":[57,63,141],"usage.":[58],"Meanwhile,":[59],"contact":[61,83,130,159],"resistance":[62,160],"CMOS":[64],"device":[65],"increases":[66],"sharply":[67],"with":[68,75,86,106,149,157],"technology":[69],"scaling,":[70],"especially":[71],"in":[72,113],"cells":[74],"minimum":[76],"size":[77],"and/or":[78],"sub-ground":[79],"rule":[80],"devices.":[81],"resistance,":[84],"together":[85],"NBTI/PBTI,":[87],"cumulatively":[88],"worsens":[89],"leads":[94],"severe":[96],"performance":[98],"degradation.":[99],"Furthermore,":[100],"most":[101],"state-of-the-art":[102],"SRAMs":[103],"are":[104,173],"designed":[105],"power-gating":[107],"structures":[108,172],"reduce":[110],"leakage":[111],"currents":[112],"Standby":[114],"or":[115,124],"Sleep":[116],"mode.":[117],"power":[119],"switches":[120],"could":[121],"suffer":[122],"NBTI":[123,142],"PBTI":[125,144],"degradation":[126],"have":[128],"large":[129],"resistances.":[131],"This":[132],"paper":[133],"presents":[134],"a":[135],"comprehensive":[136],"analysis":[137],"on":[138,145,161],"impacts":[140],"power-gated":[146],"arrays":[148],"devices":[152],"combined":[155],"effects":[156],"performance.":[167],"NBTI/PBTI":[168],"tolerant":[169],"sense":[170],"amplifier":[171],"also":[174],"discussed.":[175]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}