{"id":"https://openalex.org/W2136888141","doi":"https://doi.org/10.1109/tvlsi.2010.2047953","title":"A 140 Mb/s to 1.96 Gb/s Referenceless Transceiver With 7.2 $\\mu$s Frequency Acquisition Time","display_name":"A 140 Mb/s to 1.96 Gb/s Referenceless Transceiver With 7.2 $\\mu$s Frequency Acquisition Time","publication_year":2010,"publication_date":"2010-06-14","ids":{"openalex":"https://openalex.org/W2136888141","doi":"https://doi.org/10.1109/tvlsi.2010.2047953","mag":"2136888141"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2010.2047953","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2047953","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014357981","display_name":"Inhwa Jung","orcid":"https://orcid.org/0000-0002-0235-7383"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Inhwa Jung","raw_affiliation_strings":["Department of Electronics and Electrical Engineering, Korea University, Seoul, South Korea","Dept. of Electron. & Electr. Eng., Korea Univ., Seoul, South Korea#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]},{"raw_affiliation_string":"Dept. of Electron. & Electr. Eng., Korea Univ., Seoul, South Korea#TAB#","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111389841","display_name":"Daejung Shin","orcid":"https://orcid.org/0009-0000-5259-8006"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Daejung Shin","raw_affiliation_strings":["Department of Electronics and Electrical Engineering, Korea University, Seoul, South Korea","Dept. of Electron. & Electr. Eng., Korea Univ., Seoul, South Korea#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]},{"raw_affiliation_string":"Dept. of Electron. & Electr. Eng., Korea Univ., Seoul, South Korea#TAB#","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100671800","display_name":"Taejin Kim","orcid":"https://orcid.org/0000-0002-0096-303X"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Taejin Kim","raw_affiliation_strings":["Department of Electronics and Electrical Engineering, Korea University, Seoul, South Korea","Doestek Corp., Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]},{"raw_affiliation_string":"Doestek Corp., Seoul, South Korea","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100777100","display_name":"Chulwoo Kim","orcid":"https://orcid.org/0000-0003-4379-7905"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Chulwoo Kim","raw_affiliation_strings":["Department of Electronics and Electrical Engineering, Korea University, Seoul, South Korea","Dept. of Electron. & Electr. Eng., Korea Univ., Seoul, South Korea#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]},{"raw_affiliation_string":"Dept. of Electron. & Electr. Eng., Korea Univ., Seoul, South Korea#TAB#","institution_ids":["https://openalex.org/I197347611"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5014357981"],"corresponding_institution_ids":["https://openalex.org/I197347611"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.16410023,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"19","issue":"7","first_page":"1310","last_page":"1315"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.889472484588623},{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.7714458703994751},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.69423907995224},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6657962203025818},{"id":"https://openalex.org/keywords/initialization","display_name":"Initialization","score":0.5999794006347656},{"id":"https://openalex.org/keywords/phase-detector","display_name":"Phase detector","score":0.5003058910369873},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.4834745526313782},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.42426174879074097},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.4127943515777588},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.371759831905365},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.36730220913887024},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2305673360824585},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.07710418105125427}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.889472484588623},{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.7714458703994751},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.69423907995224},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6657962203025818},{"id":"https://openalex.org/C114466953","wikidata":"https://www.wikidata.org/wiki/Q6034165","display_name":"Initialization","level":2,"score":0.5999794006347656},{"id":"https://openalex.org/C110086884","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase detector","level":3,"score":0.5003058910369873},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.4834745526313782},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42426174879074097},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.4127943515777588},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.371759831905365},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.36730220913887024},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2305673360824585},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07710418105125427},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2010.2047953","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2047953","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.550000011920929,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2049340954","https://openalex.org/W2057007249","https://openalex.org/W2072761469","https://openalex.org/W2085601098","https://openalex.org/W2108370022","https://openalex.org/W2126057508","https://openalex.org/W2155340028","https://openalex.org/W2166871108","https://openalex.org/W2172440946","https://openalex.org/W2543822865","https://openalex.org/W2547169465","https://openalex.org/W6672200448","https://openalex.org/W6729464360"],"related_works":["https://openalex.org/W2139484866","https://openalex.org/W2908219865","https://openalex.org/W2295601265","https://openalex.org/W2148370333","https://openalex.org/W2936029881","https://openalex.org/W2096085680","https://openalex.org/W1978946573","https://openalex.org/W1153251241","https://openalex.org/W1576501709","https://openalex.org/W1990401855"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,6,54,58,93],"design":[4],"of":[5,28,39,64],"wide-range":[7],"transceiver":[8,77],"without":[9],"an":[10],"external":[11],"reference":[12],"clock.":[13],"The":[14,61,75],"self-biased":[15],"and":[16,34,85],"multi-band":[17],"PLL":[18],"with":[19,57],"self-initialization":[20],"technique":[21],"is":[22,51,68],"used":[23],"for":[24,53],"the":[25,65],"wide-operating":[26],"range":[27],"140":[29],"Mb/s":[30],"to":[31],"1.96":[32],"Gb/s":[33],"fast":[35],"frequency":[36],"acquisition":[37],"time":[38],"7.2":[40],"\u03bcs.":[41],"A":[42],"linear":[43],"phase":[44,55],"detector":[45],"which":[46],"has":[47],"no":[48],"dead-zone":[49],"problem":[50],"proposed":[52],"adjustment":[56],"low-jitter":[59],"performance.":[60],"RMS":[62],"jitter":[63],"recovered":[66],"clock":[67],"11.4":[69],"ps":[70],"at":[71,81],"70":[72],"MHz":[73],"operation.":[74],"overall":[76],"consumes":[78],"388":[79],"mW":[80],"2.5":[82],"V":[83],"supply":[84],"occupies":[86],"3.41":[87],"mm":[88],"<sup":[89],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[90],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[91],"in":[92],"0.25-\u03bcm":[94],"1P5M":[95],"CMOS":[96],"technology.":[97]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}