{"id":"https://openalex.org/W2123282679","doi":"https://doi.org/10.1109/tvlsi.2010.2047123","title":"IR-Drop Aware Clustering Technique for Robust Power Grid in FPGAs","display_name":"IR-Drop Aware Clustering Technique for Robust Power Grid in FPGAs","publication_year":2010,"publication_date":"2010-04-30","ids":{"openalex":"https://openalex.org/W2123282679","doi":"https://doi.org/10.1109/tvlsi.2010.2047123","mag":"2123282679"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2010.2047123","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2047123","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081266273","display_name":"Akhilesh Kumar","orcid":"https://orcid.org/0000-0002-0141-6388"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Akhilesh Kumar","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","[Dept. of Electr. & Comput. Eng., Univ. of Waterloo, Waterloo, ON, Canada]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"[Dept. of Electr. & Comput. Eng., Univ. of Waterloo, Waterloo, ON, Canada]","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112829693","display_name":"Mohab Anis","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Mohab Anis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","[Dept. of Electr. & Comput. Eng., Univ. of Waterloo, Waterloo, ON, Canada]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"[Dept. of Electr. & Comput. Eng., Univ. of Waterloo, Waterloo, ON, Canada]","institution_ids":["https://openalex.org/I151746483"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8828,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.78502615,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"19","issue":"7","first_page":"1181","last_page":"1191"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-network-design","display_name":"Power network design","score":0.888412594795227},{"id":"https://openalex.org/keywords/cluster-analysis","display_name":"Cluster analysis","score":0.7674121856689453},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7529094219207764},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5532238483428955},{"id":"https://openalex.org/keywords/voltage-drop","display_name":"Voltage drop","score":0.49131861329078674},{"id":"https://openalex.org/keywords/drop","display_name":"Drop (telecommunication)","score":0.47541338205337524},{"id":"https://openalex.org/keywords/grid","display_name":"Grid","score":0.47206050157546997},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.46715301275253296},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.41888052225112915},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.3854336142539978},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3570883274078369},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3379092216491699},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3315049409866333},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3255431652069092},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27157723903656006},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.26576805114746094},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.17161229252815247},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1662147045135498},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09130948781967163}],"concepts":[{"id":"https://openalex.org/C164565468","wikidata":"https://www.wikidata.org/wiki/Q7236535","display_name":"Power network design","level":3,"score":0.888412594795227},{"id":"https://openalex.org/C73555534","wikidata":"https://www.wikidata.org/wiki/Q622825","display_name":"Cluster analysis","level":2,"score":0.7674121856689453},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7529094219207764},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5532238483428955},{"id":"https://openalex.org/C82178898","wikidata":"https://www.wikidata.org/wiki/Q166839","display_name":"Voltage drop","level":3,"score":0.49131861329078674},{"id":"https://openalex.org/C2781345722","wikidata":"https://www.wikidata.org/wiki/Q5308388","display_name":"Drop (telecommunication)","level":2,"score":0.47541338205337524},{"id":"https://openalex.org/C187691185","wikidata":"https://www.wikidata.org/wiki/Q2020720","display_name":"Grid","level":2,"score":0.47206050157546997},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.46715301275253296},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.41888052225112915},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.3854336142539978},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3570883274078369},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3379092216491699},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3315049409866333},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3255431652069092},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27157723903656006},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.26576805114746094},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.17161229252815247},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1662147045135498},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09130948781967163},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2010.2047123","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2047123","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8500000238418579,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1719300925","https://openalex.org/W1963495246","https://openalex.org/W1969223410","https://openalex.org/W2069345435","https://openalex.org/W2075400577","https://openalex.org/W2076769548","https://openalex.org/W2096424065","https://openalex.org/W2100923005","https://openalex.org/W2111756578","https://openalex.org/W2112148124","https://openalex.org/W2124089733","https://openalex.org/W2124299009","https://openalex.org/W2134980804","https://openalex.org/W2137917061","https://openalex.org/W2138263555","https://openalex.org/W2148837165","https://openalex.org/W2149613519","https://openalex.org/W2162135665","https://openalex.org/W2162840580","https://openalex.org/W2166780223","https://openalex.org/W4242987207","https://openalex.org/W4249363059","https://openalex.org/W4253058520","https://openalex.org/W6637449779"],"related_works":["https://openalex.org/W2493360346","https://openalex.org/W2363818268","https://openalex.org/W2108172432","https://openalex.org/W4233629644","https://openalex.org/W2018764485","https://openalex.org/W2109799272","https://openalex.org/W2103327909","https://openalex.org/W4255681223","https://openalex.org/W2319035808","https://openalex.org/W2541000087"],"abstract_inverted_index":{"IR-drop":[0,106],"management":[1,34],"in":[2,17,35,60,78,86,92,105,109],"the":[3,13,42,56,72,79,84,90,93,122],"power":[4,61,94],"supply":[5,57,87],"network":[6],"of":[7,12,41,45,63,101],"a":[8,50,99],"chip":[9],"is":[10],"one":[11],"critical":[14],"design":[15],"challenges":[16],"nanometer":[18],"VLSI":[19],"circuits.":[20],"Techniques":[21],"developed":[22],"for":[23,31,54],"application-specific":[24],"integrated":[25],"circuits":[26],"cannot":[27],"be":[28,119],"directly":[29],"applied":[30],"IR":[32],"drop":[33],"field-programmable":[36],"gate":[37],"arrays":[38],"(FPGAs)":[39],"because":[40],"programmable":[43],"nature":[44],"FPGAs.":[46,64],"This":[47],"paper":[48],"proposes":[49],"novel":[51],"clustering":[52,67,124],"technique":[53,68],"improving":[55],"voltage":[58,74,88],"profile":[59],"grid":[62],"The":[65],"proposed":[66,123],"not":[69],"only":[70],"improves":[71],"minimum":[73],"at":[75],"any":[76],"node":[77],"circuit,":[80],"but":[81],"also":[82],"reduces":[83],"variance":[85],"across":[89],"nodes":[91],"grid.":[95],"Results":[96],"indicate":[97],"that":[98],"reduction":[100],"up":[102],"to":[103],"36%":[104],"and":[107],"27%":[108],"spatial":[110],"<i":[111],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[112,115],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">V</i>":[113],"<sub":[114],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">dd</sub>":[116],"variation":[117],"can":[118],"achieved":[120],"using":[121],"technique.":[125]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}