{"id":"https://openalex.org/W2169761426","doi":"https://doi.org/10.1109/tvlsi.2010.2046505","title":"Delay-Based Dual-Rail Precharge Logic","display_name":"Delay-Based Dual-Rail Precharge Logic","publication_year":2010,"publication_date":"2010-04-30","ids":{"openalex":"https://openalex.org/W2169761426","doi":"https://doi.org/10.1109/tvlsi.2010.2046505","mag":"2169761426"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2010.2046505","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2046505","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008291323","display_name":"Marco Bucci","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Marco Bucci","raw_affiliation_strings":["Infineon Technologies Austria AG, Graz, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Infineon Technologies Austria AG, Graz, Austria","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078031617","display_name":"Luca Giancane","orcid":"https://orcid.org/0000-0002-7473-1055"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Giancane","raw_affiliation_strings":["Department of Electronic Engineering, University of Roma La Sapienza, Rome, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Roma La Sapienza, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042746376","display_name":"R. Luzzi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Raimondo Luzzi","raw_affiliation_strings":["Infineon Technologies Austria AG, Graz, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Infineon Technologies Austria AG, Graz, Austria","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010336494","display_name":"Giuseppe Scotti","orcid":"https://orcid.org/0000-0002-5650-8212"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giuseppe Scotti","raw_affiliation_strings":["Department of Electronic Engineering, University of Roma La Sapienza, Rome, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Roma La Sapienza, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068452963","display_name":"Alessandro Trifiletti","orcid":"https://orcid.org/0000-0001-6231-4273"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alessandro Trifiletti","raw_affiliation_strings":["Department of Electronic Engineering, University of Roma La Sapienza, Rome, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Roma La Sapienza, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.7552,"has_fulltext":false,"cited_by_count":48,"citation_normalized_percentile":{"value":0.91482415,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"19","issue":"7","first_page":"1147","last_page":"1153"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9915000200271606,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10986","display_name":"RFID technology advancements","score":0.9488999843597412,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.7467303276062012},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7164124250411987},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.6389628648757935},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5597265362739563},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5466901659965515},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.5457314252853394},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5385130643844604},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.506616473197937},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.44064271450042725},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.4321160614490509},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.4297581911087036},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.42471837997436523},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3255712389945984},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.25182878971099854},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19981041550636292},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1688152253627777},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14708352088928223},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.12527495622634888}],"concepts":[{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.7467303276062012},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7164124250411987},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.6389628648757935},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5597265362739563},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5466901659965515},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.5457314252853394},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5385130643844604},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.506616473197937},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.44064271450042725},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.4321160614490509},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.4297581911087036},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.42471837997436523},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3255712389945984},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.25182878971099854},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19981041550636292},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1688152253627777},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14708352088928223},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.12527495622634888},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2010.2046505","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2046505","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:iris.uniroma1.it:11573/378532","is_oa":false,"landing_page_url":"http://hdl.handle.net/11573/378532","pdf_url":null,"source":{"id":"https://openalex.org/S4377196107","display_name":"IRIS Research product catalog (Sapienza University of Rome)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W6790218","https://openalex.org/W89245623","https://openalex.org/W1506423869","https://openalex.org/W1520049216","https://openalex.org/W1522953023","https://openalex.org/W1538105527","https://openalex.org/W1549320745","https://openalex.org/W1560093457","https://openalex.org/W1560519124","https://openalex.org/W1565369953","https://openalex.org/W1575446397","https://openalex.org/W1580211761","https://openalex.org/W1587293754","https://openalex.org/W1602420333","https://openalex.org/W2010185552","https://openalex.org/W2055862734","https://openalex.org/W2103002136","https://openalex.org/W2105114022","https://openalex.org/W2145771994","https://openalex.org/W2154909745","https://openalex.org/W2164584813","https://openalex.org/W2167554106","https://openalex.org/W2169239906","https://openalex.org/W2170047587","https://openalex.org/W4231098049","https://openalex.org/W4250139429","https://openalex.org/W4285719527","https://openalex.org/W6630308244","https://openalex.org/W6631105475","https://openalex.org/W6632161743","https://openalex.org/W6633002134","https://openalex.org/W6633495900","https://openalex.org/W6634349485","https://openalex.org/W6634445971","https://openalex.org/W6635937959","https://openalex.org/W6682554491","https://openalex.org/W6684296838"],"related_works":["https://openalex.org/W2082591327","https://openalex.org/W2118487491","https://openalex.org/W2152533674","https://openalex.org/W1593138522","https://openalex.org/W2155174752","https://openalex.org/W1553855433","https://openalex.org/W2096750766","https://openalex.org/W2102499515","https://openalex.org/W2167525841","https://openalex.org/W2063209251"],"abstract_inverted_index":{"This":[0],"paper":[1],"investigates":[2],"the":[3,35,38,52,57,63,80,100,111,129,132],"design":[4,25],"of":[5,37,99,102,131],"a":[6,23,47,68,75,95],"dual-rail":[7,70],"precharge":[8],"logic":[9,43,76],"family":[10,77],"whose":[11],"power":[12,96],"consumption":[13,97,113],"is":[14,44,54],"insensitive":[15],"to":[16,116,124,128],"unbalanced":[17],"load":[18],"conditions":[19],"thus":[20],"allowing":[21],"adopting":[22],"semi-custom":[24],"flow":[26],"(automatic":[27],"place":[28],"and":[29,88,105,119],"route)":[30],"without":[31],"any":[32],"constraint":[33],"on":[34,46],"routing":[36,106],"complementary":[39],"wires.":[40],"The":[41],"proposed":[42,81],"based":[45],"novel":[48],"encoding":[49],"concept":[50,82],"where":[51],"information":[53],"represented":[55],"in":[56,62,67,110],"time":[58],"domain":[59,65],"rather":[60],"than":[61],"spatial":[64],"as":[66],"standard":[69],"logic.":[71],"In":[72],"this":[73],"work,":[74],"which":[78,93],"exploits":[79],"has":[83],"been":[84,135],"implemented.":[85],"Implementation":[86],"details":[87],"simulation":[89],"results":[90],"are":[91],"reported":[92],"show":[94],"independent":[98],"sequence":[101],"processed":[103],"data":[104],"capacitances.":[107],"An":[108],"improvement":[109],"energy":[112],"balancing":[114],"up":[115,123],"50":[117],"times":[118],"an":[120],"area":[121],"reduction":[122],"60%":[125],"with":[126],"respect":[127],"state":[130],"art":[133],"have":[134],"obtained.":[136]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":7},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":7},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":9},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}