{"id":"https://openalex.org/W2154002295","doi":"https://doi.org/10.1109/tvlsi.2010.2044902","title":"Design Optimizations for Tiled Partially Reconfigurable Systems","display_name":"Design Optimizations for Tiled Partially Reconfigurable Systems","publication_year":2010,"publication_date":"2010-04-07","ids":{"openalex":"https://openalex.org/W2154002295","doi":"https://doi.org/10.1109/tvlsi.2010.2044902","mag":"2154002295"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2010.2044902","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2044902","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041162707","display_name":"Markus Koester","orcid":null},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Markus Koester","raw_affiliation_strings":["Department of Computing, Imperial College London, London, UK"],"affiliations":[{"raw_affiliation_string":"Department of Computing, Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043749887","display_name":"Wayne Luk","orcid":null},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Wayne Luk","raw_affiliation_strings":["Department of Computing, Imperial College London, London, UK"],"affiliations":[{"raw_affiliation_string":"Department of Computing, Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019600837","display_name":"Jens Hagemeyer","orcid":"https://orcid.org/0009-0005-9943-8081"},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jens Hagemeyer","raw_affiliation_strings":["System and Circuit Technology, University of Paderborn, Paderborn, Germany"],"affiliations":[{"raw_affiliation_string":"System and Circuit Technology, University of Paderborn, Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028498307","display_name":"Mario Porrmann","orcid":"https://orcid.org/0000-0003-1005-5753"},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Mario Porrmann","raw_affiliation_strings":["System and Circuit Technology, University of Paderborn, Paderborn, Germany"],"affiliations":[{"raw_affiliation_string":"System and Circuit Technology, University of Paderborn, Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043372144","display_name":"Ulrich R\u00fcckert","orcid":null},"institutions":[{"id":"https://openalex.org/I20121455","display_name":"Bielefeld University","ror":"https://ror.org/02hpadn98","country_code":"DE","type":"education","lineage":["https://openalex.org/I20121455"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ulrich Ruckert","raw_affiliation_strings":["Cognitronics and Sensor Systems, Bielefeld University, Bielefeld, Germany"],"affiliations":[{"raw_affiliation_string":"Cognitronics and Sensor Systems, Bielefeld University, Bielefeld, Germany","institution_ids":["https://openalex.org/I20121455"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5041162707"],"corresponding_institution_ids":["https://openalex.org/I47508984"],"apc_list":null,"apc_paid":null,"fwci":7.8334,"has_fulltext":false,"cited_by_count":58,"citation_normalized_percentile":{"value":0.9776765,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":100},"biblio":{"volume":"19","issue":"6","first_page":"1048","last_page":"1061"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12784","display_name":"Modular Robots and Swarm Intelligence","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2210","display_name":"Mechanical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.894152045249939},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7572299242019653},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5952317714691162},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5632168054580688},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4265802800655365},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.37070760130882263},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34291160106658936},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09845238924026489}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.894152045249939},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7572299242019653},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5952317714691162},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5632168054580688},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4265802800655365},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.37070760130882263},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34291160106658936},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09845238924026489}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/tvlsi.2010.2044902","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2044902","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.310.3014","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.310.3014","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.doc.ic.ac.uk/~wl/papers/11/tvlsi11mk.pdf","raw_type":"text"},{"id":"pmh:oai:pub.librecat.org:2145423","is_oa":false,"landing_page_url":"https://pub.uni-bielefeld.de/record/2145423","pdf_url":null,"source":{"id":"https://openalex.org/S4306401671","display_name":"PUB \u2013 Publications at Bielefeld University (Bielefeld University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I20121455","host_organization_name":"Bielefeld University","host_organization_lineage":["https://openalex.org/I20121455"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Koester M, Luk W, Hagemeyer J, Porrmann M, R\u00fcckert U. Design Optimizations for Tiled Partially Reconfigurable Systems. <em>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</em>. 2010;19(6):1048-1061.","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6399999856948853,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":42,"referenced_works":["https://openalex.org/W196764553","https://openalex.org/W1483813241","https://openalex.org/W1535397071","https://openalex.org/W1639032689","https://openalex.org/W1741636081","https://openalex.org/W2020254467","https://openalex.org/W2033524082","https://openalex.org/W2047361732","https://openalex.org/W2079543149","https://openalex.org/W2082507415","https://openalex.org/W2084478983","https://openalex.org/W2097169497","https://openalex.org/W2097869799","https://openalex.org/W2098983317","https://openalex.org/W2101497050","https://openalex.org/W2101906611","https://openalex.org/W2104371908","https://openalex.org/W2117513278","https://openalex.org/W2130193491","https://openalex.org/W2135660453","https://openalex.org/W2148583999","https://openalex.org/W2149935414","https://openalex.org/W2154686914","https://openalex.org/W2155527235","https://openalex.org/W2157667696","https://openalex.org/W2158388363","https://openalex.org/W2158538599","https://openalex.org/W2165666359","https://openalex.org/W2175584145","https://openalex.org/W3023540311","https://openalex.org/W3140858214","https://openalex.org/W3150883683","https://openalex.org/W3151546682","https://openalex.org/W4243137489","https://openalex.org/W4285719527","https://openalex.org/W6607973421","https://openalex.org/W6629044667","https://openalex.org/W6674913702","https://openalex.org/W6679868426","https://openalex.org/W6683213069","https://openalex.org/W6684387282","https://openalex.org/W6986881917"],"related_works":["https://openalex.org/W3217667592","https://openalex.org/W1513409726","https://openalex.org/W2025399802","https://openalex.org/W2355024853","https://openalex.org/W2153942622","https://openalex.org/W2169423330","https://openalex.org/W2025907248","https://openalex.org/W1481050397","https://openalex.org/W2049534808","https://openalex.org/W2084238511"],"abstract_inverted_index":{"In":[0,29],"partially":[1,39],"reconfigurable":[2,40],"architectures,":[3],"system":[4,20,41,86],"components":[5,21],"can":[6],"be":[7,15],"dynamically":[8],"loaded":[9],"and":[10,54,84],"unloaded":[11],"allowing":[12],"resources":[13,51],"to":[14,31,80,148],"shared":[16],"over":[17],"time.":[18],"Dynamic":[19,73],"are":[22],"represented":[23],"by":[24],"partial":[25],"reconfiguration":[26,74],"(PR)":[27],"modules.":[28,72,132],"comparison":[30],"a":[32,38,67,76,94,102,135],"static":[33,53,83],"system,":[34],"the":[35,49,59,82,115,125,130,144],"design":[36,44,136],"of":[37,61,70,108,129],"requires":[42,75],"additional":[43],"steps,":[45],"such":[46,123],"as":[47,124],"partitioning":[48],"device":[50],"into":[52],"dynamic":[55,85],"regions.":[56],"We":[57,88,133],"present":[58,89],"concept":[60],"tiled":[62,103],"PR":[63,71,99,104,109,131,145],"regions,":[64],"which":[65],"enables":[66],"flexible":[68],"online-placement":[69,107],"suitable":[77,140],"communication":[78,92,95],"infrastructure":[79,96],"interconnect":[81],"components.":[87],"an":[90],"embedded":[91],"macro,":[93],"that":[97],"interconnects":[98],"modules":[100,110,146],"in":[101],"region.":[105],"Efficient":[106],"depends":[111],"not":[112],"only":[113],"on":[114,120],"placement":[116,151],"algorithm,":[117],"but":[118],"also":[119],"design-time":[121],"aspects":[122],"chosen":[126],"synthesis":[127,141],"regions":[128,142],"propose":[134],"method":[137],"for":[138,143],"selecting":[139],"aiming":[147],"optimize":[149],"their":[150],"at":[152],"run-time.":[153]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":9},{"year":2013,"cited_by_count":14},{"year":2012,"cited_by_count":7}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}