{"id":"https://openalex.org/W2124075479","doi":"https://doi.org/10.1109/tvlsi.2010.2044818","title":"A Digital CMOS Parallel Counter Architecture Based on State Look-Ahead Logic","display_name":"A Digital CMOS Parallel Counter Architecture Based on State Look-Ahead Logic","publication_year":2010,"publication_date":"2010-04-07","ids":{"openalex":"https://openalex.org/W2124075479","doi":"https://doi.org/10.1109/tvlsi.2010.2044818","mag":"2124075479"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2010.2044818","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2044818","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021438821","display_name":"Saleh Abdel-Hafeez","orcid":null},"institutions":[{"id":"https://openalex.org/I156983542","display_name":"Jordan University of Science and Technology","ror":"https://ror.org/03y8mtb59","country_code":"JO","type":"education","lineage":["https://openalex.org/I156983542"]}],"countries":["JO"],"is_corresponding":false,"raw_author_name":"Saleh Abdel-Hafeez","raw_affiliation_strings":["IRBID, Jordan University of Science and Technology, Jordan","Dept. Comput. Eng., Jordan Univ. of Sci. & Technol. Coll. of IT, Irbid, Jordan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IRBID, Jordan University of Science and Technology, Jordan","institution_ids":["https://openalex.org/I156983542"]},{"raw_affiliation_string":"Dept. Comput. Eng., Jordan Univ. of Sci. & Technol. Coll. of IT, Irbid, Jordan#TAB#","institution_ids":["https://openalex.org/I156983542"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035415168","display_name":"Ann Gordon-Ross","orcid":"https://orcid.org/0000-0001-8865-8381"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ann Gordon-Ross","raw_affiliation_strings":["NSF Center of High Performance Reconfigurable Computing CHREC, University of Florida, Gainesville, FL, USA","Dept. of Electr. & Comput. Eng., University of Florida, Gainesville, FL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NSF Center of High Performance Reconfigurable Computing CHREC, University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8692,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.78191501,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"19","issue":"6","first_page":"1023","last_page":"1033"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5657980442047119},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5549022555351257},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5377943515777588},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.5128381848335266},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.4984140396118164},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.45372676849365234},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4404960572719574},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.41772374510765076},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32846444845199585},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.28184765577316284},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.22590970993041992},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16876569390296936}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5657980442047119},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5549022555351257},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5377943515777588},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.5128381848335266},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.4984140396118164},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.45372676849365234},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4404960572719574},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.41772374510765076},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32846444845199585},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.28184765577316284},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.22590970993041992},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16876569390296936},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2010.2044818","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2044818","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.44999998807907104,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":40,"referenced_works":["https://openalex.org/W1485781696","https://openalex.org/W1501277859","https://openalex.org/W1501877661","https://openalex.org/W1569550628","https://openalex.org/W1570624637","https://openalex.org/W1584008964","https://openalex.org/W1834718192","https://openalex.org/W1876414689","https://openalex.org/W1974800397","https://openalex.org/W1978517695","https://openalex.org/W1978917392","https://openalex.org/W2014409146","https://openalex.org/W2023859624","https://openalex.org/W2098862872","https://openalex.org/W2104166908","https://openalex.org/W2104172238","https://openalex.org/W2107380819","https://openalex.org/W2111049272","https://openalex.org/W2113953297","https://openalex.org/W2115581704","https://openalex.org/W2119656753","https://openalex.org/W2121120753","https://openalex.org/W2124139074","https://openalex.org/W2130646500","https://openalex.org/W2135246680","https://openalex.org/W2141996674","https://openalex.org/W2148723034","https://openalex.org/W2151942970","https://openalex.org/W2154842400","https://openalex.org/W2156815834","https://openalex.org/W2160751830","https://openalex.org/W2167116067","https://openalex.org/W2340429540","https://openalex.org/W2501878154","https://openalex.org/W2545007666","https://openalex.org/W2916844179","https://openalex.org/W3140501673","https://openalex.org/W3145549963","https://openalex.org/W6634389439","https://openalex.org/W6644059766"],"related_works":["https://openalex.org/W2117014006","https://openalex.org/W4233815414","https://openalex.org/W2992516105","https://openalex.org/W2372170743","https://openalex.org/W3019093293","https://openalex.org/W2092436652","https://openalex.org/W2023505575","https://openalex.org/W4235584596","https://openalex.org/W2393954836","https://openalex.org/W2070623495"],"abstract_inverted_index":{"We":[0,151],"present":[1],"a":[2,13,88,146,157,184],"high-speed":[3],"wide-range":[4],"parallel":[5],"counter":[6,65,109,155,187],"that":[7,73],"achieves":[8],"high":[9],"operating":[10,167],"frequencies":[11],"through":[12,45],"novel":[14],"pipeline":[15],"partitioning":[16],"methodology":[17],"(a":[18,136],"counting":[19,38,62,93,139],"path":[20,59,94],"and":[21,53,119,145,164,171,176,198],"state":[22,47,57,66,86],"look-ahead":[23,48,58],"path),":[24],"using":[25,113,156],"only":[26,114],"three":[27,116],"simple":[28,50,137],"repeated":[29],"CMOS-logic":[30],"module":[31,35,117,133],"types:":[32],"an":[33],"initial":[34,132],"generates":[36],"anticipated":[37],"states":[39],"for":[40,174],"higher":[41],"significant":[42],"bit":[43],"modules":[44,79],"the":[46,61,69,74,84,99,115,131,181],"path,":[49],"D-type":[51,147],"flip-flops,":[52],"2-bit":[54,138],"counters.":[55],"The":[56,102,125],"prepares":[60],"path's":[63],"next":[64],"prior":[67],"to":[68,98,106],"clock":[70,75,100],"edge":[71,76],"such":[72],"triggers":[77],"all":[78,92],"simultaneously,":[80],"thus":[81],"concurrently":[82],"updating":[83],"count":[85],"with":[87,96],"uniform":[89],"delay":[90,127],"at":[91,202],"modules/stages":[95],"respect":[97],"edge.":[101],"structure":[103],"is":[104,128],"scalable":[105],"arbitrary":[107],"N-bit":[108],"widths":[110],"(2-to-2N":[111],"range)":[112],"types":[118],"no":[120],"fan-in":[121],"or":[122],"fan-out":[123],"increase.":[124],"counter's":[126],"comprised":[129],"of":[130,169,183],"access":[134],"time":[135],"stage),":[140],"one":[141],"three-input":[142],"and-gate":[143],"delay,":[144],"flip-flop":[148],"setup-hold":[149],"time.":[150],"implemented":[152],"our":[153],"proposed":[154],"0.15-\u03bc":[158],"m":[159,192],"TSMC":[160],"digital":[161],"cell":[162],"library":[163],"verified":[165],"maximum":[166],"speeds":[168],"2":[170,203],"1.8":[172],"GHz":[173],"8-":[175],"17-bit":[177],"counters,":[178],"respectively.":[179],"Finally,":[180],"area":[182],"sample":[185],"8-bit":[186],"was":[188],"78":[189],"125":[190],"\u03bc":[191],"<sup":[193],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[194],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[195],"(510":[196],"transistors)":[197],"consumed":[199],"13.89":[200],"mW":[201],"GHz.":[204]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":4},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}