{"id":"https://openalex.org/W2117385926","doi":"https://doi.org/10.1109/tvlsi.2010.2044667","title":"EGRA: A Coarse Grained Reconfigurable Architectural Template","display_name":"EGRA: A Coarse Grained Reconfigurable Architectural Template","publication_year":2010,"publication_date":"2010-03-30","ids":{"openalex":"https://openalex.org/W2117385926","doi":"https://doi.org/10.1109/tvlsi.2010.2044667","mag":"2117385926"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2010.2044667","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2044667","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/174612","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044467469","display_name":"Giovanni Ansaloni","orcid":"https://orcid.org/0000-0002-8940-3775"},"institutions":[{"id":"https://openalex.org/I57201433","display_name":"Universit\u00e0 della Svizzera italiana","ror":"https://ror.org/03c4atk17","country_code":"CH","type":"education","lineage":["https://openalex.org/I57201433"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Giovanni Ansaloni","raw_affiliation_strings":["Faculty of Informatics, University of Lugano, Lugano, Switzerland","[Fac. of Inf., Univ. of Lugano, Lugano, Switzerland]"],"affiliations":[{"raw_affiliation_string":"Faculty of Informatics, University of Lugano, Lugano, Switzerland","institution_ids":["https://openalex.org/I57201433"]},{"raw_affiliation_string":"[Fac. of Inf., Univ. of Lugano, Lugano, Switzerland]","institution_ids":["https://openalex.org/I57201433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022989275","display_name":"Paolo Bonzini","orcid":null},"institutions":[{"id":"https://openalex.org/I57201433","display_name":"Universit\u00e0 della Svizzera italiana","ror":"https://ror.org/03c4atk17","country_code":"CH","type":"education","lineage":["https://openalex.org/I57201433"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Paolo Bonzini","raw_affiliation_strings":["Faculty of Informatics, University of Lugano, Lugano, Switzerland","[Fac. of Inf., Univ. of Lugano, Lugano, Switzerland]"],"affiliations":[{"raw_affiliation_string":"Faculty of Informatics, University of Lugano, Lugano, Switzerland","institution_ids":["https://openalex.org/I57201433"]},{"raw_affiliation_string":"[Fac. of Inf., Univ. of Lugano, Lugano, Switzerland]","institution_ids":["https://openalex.org/I57201433"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001362973","display_name":"Laura Pozzi","orcid":"https://orcid.org/0000-0003-1083-8782"},"institutions":[{"id":"https://openalex.org/I57201433","display_name":"Universit\u00e0 della Svizzera italiana","ror":"https://ror.org/03c4atk17","country_code":"CH","type":"education","lineage":["https://openalex.org/I57201433"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Laura Pozzi","raw_affiliation_strings":["Faculty of Informatics, University of Lugano, Lugano, Switzerland","[Fac. of Inf., Univ. of Lugano, Lugano, Switzerland]"],"affiliations":[{"raw_affiliation_string":"Faculty of Informatics, University of Lugano, Lugano, Switzerland","institution_ids":["https://openalex.org/I57201433"]},{"raw_affiliation_string":"[Fac. of Inf., Univ. of Lugano, Lugano, Switzerland]","institution_ids":["https://openalex.org/I57201433"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5044467469"],"corresponding_institution_ids":["https://openalex.org/I57201433"],"apc_list":null,"apc_paid":null,"fwci":3.5347,"has_fulltext":false,"cited_by_count":89,"citation_normalized_percentile":{"value":0.93175902,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":"19","issue":"6","first_page":"1062","last_page":"1074"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7692916989326477},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.7122984528541565},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6699614524841309},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.6439109444618225},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.62379390001297},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5559108853340149},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5119365453720093}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7692916989326477},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.7122984528541565},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6699614524841309},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.6439109444618225},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.62379390001297},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5559108853340149},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5119365453720093},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2010.2044667","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2010.2044667","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:infoscience.epfl.ch:174612","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/174612","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:174612","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/174612","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W37253703","https://openalex.org/W100701962","https://openalex.org/W201652765","https://openalex.org/W1493000054","https://openalex.org/W1502361557","https://openalex.org/W1649101858","https://openalex.org/W1686420892","https://openalex.org/W1977020518","https://openalex.org/W2007199485","https://openalex.org/W2034841960","https://openalex.org/W2083868341","https://openalex.org/W2103742333","https://openalex.org/W2108624780","https://openalex.org/W2111062328","https://openalex.org/W2113560252","https://openalex.org/W2117099910","https://openalex.org/W2117105306","https://openalex.org/W2124889927","https://openalex.org/W2135050419","https://openalex.org/W2154761477","https://openalex.org/W2160450201","https://openalex.org/W2544732887","https://openalex.org/W3145237092","https://openalex.org/W3150739659","https://openalex.org/W4250486818","https://openalex.org/W4254944975","https://openalex.org/W4285719527","https://openalex.org/W6630154184","https://openalex.org/W6637151178"],"related_works":["https://openalex.org/W1612076744","https://openalex.org/W2152074211","https://openalex.org/W2126857316","https://openalex.org/W2129019972","https://openalex.org/W3164085601","https://openalex.org/W1967938402","https://openalex.org/W1522032972","https://openalex.org/W2139962137","https://openalex.org/W2113308450","https://openalex.org/W2386041993"],"abstract_inverted_index":{"Reconfigurable":[0],"arrays":[1,36,56],"combine":[2],"the":[3,96,126,147,158],"benefit":[4],"of":[5,9,14,25,89,178],"spatial":[6],"execution,":[7],"typical":[8],"hardware":[10],"solutions,":[11],"with":[12],"that":[13,182],"programmability,":[15],"present":[16,70],"in":[17,68,73,76],"microprocessors.":[18],"When":[19],"mapping":[20],"software":[21],"applications":[22,180],"(or":[23],"parts":[24],"them)":[26],"onto":[27],"hardware,":[28],"however,":[29],"fine-grain":[30],"arrays,":[31],"such":[32],"as":[33,102,112,144,188],"field-programmable":[34],"gate":[35],"(FPGAs),":[37],"often":[38],"provide":[39],"more":[40,196],"flexibility":[41],"than":[42],"is":[43,117],"needed,":[44],"and":[45,132,163],"do":[46],"not":[47],"implement":[48],"coarser-level":[49],"operations":[50],"efficiently.":[51],"Therefore,":[52],"coarse":[53],"grained":[54],"reconfigurable":[55,99,162,190],"(CGRAs)":[57],"have":[58],"been":[59],"proposed":[60],"to":[61,84,105,114,128,155],"this":[62,77],"aim.":[63],"Most":[64],"CGRA":[65,92,198],"design":[66,86,142,171],"emerged":[67],"research":[69],"ad-hoc":[71],"solutions":[72],"many":[74],"aspects;":[75],"paper":[78],"we":[79],"propose":[80],"an":[81],"architectural":[82,170],"template":[83,97],"enable":[85],"space":[87],"exploration":[88],"different":[90,133],"possible":[91],"designs.":[93,199],"We":[94],"called":[95],"expression-grained":[98],"array":[100],"(EGRA),":[101],"its":[103],"ability":[104,127],"generate":[106],"complex":[107],"computational":[108],"cells,":[109],"executing":[110],"expressions":[111],"opposed":[113],"single":[115],"operations,":[116],"a":[118,176,189],"defining":[119],"feature.":[120],"Other":[121],"notable":[122],"EGRA":[123,183],"characteristics":[124],"include":[125],"support":[129],"heterogeneous":[130],"cells":[131],"storage":[134],"requirements":[135],"through":[136],"various":[137],"memory":[138],"interfaces.":[139],"The":[140],"performed":[141],"explorations,":[143],"shown":[145],"trough":[146],"experimental":[148],"data":[149],"provided,":[150],"can":[151,185],"effectively":[152],"drive":[153],"designers":[154],"further":[156],"close":[157],"performance":[159],"gap":[160],"between":[161],"hardwired":[164],"logic":[165],"by":[166],"providing":[167],"guidelines":[168],"on":[169,175],"choices.":[172],"Performance":[173],"results":[174],"number":[177],"embedded":[179],"show":[181],"instances":[184],"be":[186],"used":[187],"fabric":[191],"for":[192],"customizable":[193],"processors,":[194],"outperforming":[195],"traditional":[197]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":7},{"year":2020,"cited_by_count":8},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":11},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":8},{"year":2015,"cited_by_count":8},{"year":2014,"cited_by_count":7},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":7}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}